OXIESEC PANEL
- Current Dir:
/
/
usr
/
include
/
linux
Server IP: 139.59.38.164
Upload:
Create Dir:
Name
Size
Modified
Perms
📁
..
-
10/28/2024 06:50:42 AM
rwxr-xr-x
📄
a.out.h
6.73 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
acct.h
3.65 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
adb.h
1.11 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
adfs_fs.h
936 bytes
06/16/2023 05:32:39 PM
rw-r--r--
📄
affs_hardblocks.h
1.51 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
agpgart.h
3.85 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
aio_abi.h
3.2 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
am437x-vpfe.h
3.59 KB
06/16/2023 05:32:39 PM
rw-r--r--
📁
android
-
05/09/2024 07:14:21 AM
rwxr-xr-x
📄
apm_bios.h
3.6 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
arcfb.h
213 bytes
06/16/2023 05:32:39 PM
rw-r--r--
📄
arm_sdei.h
2.69 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
aspeed-lpc-ctrl.h
1.74 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
atalk.h
1023 bytes
06/16/2023 05:32:39 PM
rw-r--r--
📄
atm.h
7.7 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
atm_eni.h
648 bytes
06/16/2023 05:32:39 PM
rw-r--r--
📄
atm_he.h
406 bytes
06/16/2023 05:32:39 PM
rw-r--r--
📄
atm_idt77105.h
955 bytes
06/16/2023 05:32:39 PM
rw-r--r--
📄
atm_nicstar.h
1.25 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
atm_tcp.h
1.58 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
atm_zatm.h
1.5 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
atmapi.h
952 bytes
06/16/2023 05:32:39 PM
rw-r--r--
📄
atmarp.h
1.27 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
atmbr2684.h
3.19 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
atmclip.h
576 bytes
06/16/2023 05:32:39 PM
rw-r--r--
📄
atmdev.h
7.5 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
atmioc.h
1.61 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
atmlec.h
2.33 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
atmmpc.h
4.13 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
atmppp.h
639 bytes
06/16/2023 05:32:39 PM
rw-r--r--
📄
atmsap.h
4.85 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
atmsvc.h
1.81 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
audit.h
19.09 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
aufs_type.h
11.1 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
auto_dev-ioctl.h
4.87 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
auto_fs.h
2.6 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
auto_fs4.h
4.17 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
auxvec.h
1.46 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
ax25.h
2.76 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
b1lli.h
1.68 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
batman_adv.h
9.23 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
baycom.h
883 bytes
06/16/2023 05:32:39 PM
rw-r--r--
📄
bcache.h
8.17 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
bcm933xx_hcs.h
419 bytes
06/16/2023 05:32:39 PM
rw-r--r--
📄
bfs_fs.h
1.85 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
binfmts.h
628 bytes
06/16/2023 05:32:39 PM
rw-r--r--
📄
blkpg.h
1.6 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
blktrace_api.h
4.59 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
blkzoned.h
5.05 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
bpf.h
30.32 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
bpf_common.h
1.26 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
bpf_perf_event.h
516 bytes
06/16/2023 05:32:39 PM
rw-r--r--
📄
bpqether.h
981 bytes
06/16/2023 05:32:39 PM
rw-r--r--
📄
bsg.h
2.44 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
bt-bmc.h
572 bytes
06/16/2023 05:32:39 PM
rw-r--r--
📄
btrfs.h
25.75 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
btrfs_tree.h
24.64 KB
06/16/2023 05:32:39 PM
rw-r--r--
📁
byteorder
-
05/09/2024 07:14:21 AM
rwxr-xr-x
📁
caif
-
05/09/2024 07:14:21 AM
rwxr-xr-x
📁
can
-
05/09/2024 07:14:21 AM
rwxr-xr-x
📄
can.h
7.7 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
capability.h
11.5 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
capi.h
3.05 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
cciss_defs.h
3.2 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
cciss_ioctl.h
2.7 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
cdrom.h
28.18 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
cec-funcs.h
53.82 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
cec.h
36.77 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
cgroupstats.h
2.17 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
chio.h
5.22 KB
06/16/2023 05:32:39 PM
rw-r--r--
📁
cifs
-
05/09/2024 07:14:21 AM
rwxr-xr-x
📄
cm4000_cs.h
1.76 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
cn_proc.h
3.26 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
coda.h
17.09 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
coda_psdev.h
360 bytes
06/16/2023 05:32:39 PM
rw-r--r--
📄
coff.h
12.18 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
connector.h
2.2 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
const.h
993 bytes
06/16/2023 05:32:39 PM
rw-r--r--
📄
coresight-stm.h
706 bytes
06/16/2023 05:32:39 PM
rw-r--r--
📄
cramfs_fs.h
3.47 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
cryptouser.h
3.31 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
cuda.h
905 bytes
06/16/2023 05:32:39 PM
rw-r--r--
📄
cyclades.h
16.71 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
cycx_cfm.h
2.92 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
dcbnl.h
24.37 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
dccp.h
6.29 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
devlink.h
7.15 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
dlm.h
2.49 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
dlm_device.h
2.48 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
dlm_netlink.h
1.13 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
dlm_plock.h
894 bytes
06/16/2023 05:32:39 PM
rw-r--r--
📄
dlmconstants.h
4.96 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
dm-ioctl.h
10.62 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
dm-log-userspace.h
14.83 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
dma-buf.h
1.33 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
dn.h
4.53 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
dqblk_xfs.h
8.79 KB
06/16/2023 05:32:39 PM
rw-r--r--
📁
dvb
-
05/09/2024 07:14:21 AM
rwxr-xr-x
📄
edd.h
5.47 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
efs_fs_sb.h
2.17 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
elf-em.h
2.14 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
elf-fdpic.h
1.1 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
elf.h
12.99 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
elfcore.h
2.92 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
errno.h
23 bytes
06/16/2023 05:32:39 PM
rw-r--r--
📄
errqueue.h
1.34 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
ethtool.h
69.81 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
eventpoll.h
2.48 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
fadvise.h
842 bytes
06/16/2023 05:32:39 PM
rw-r--r--
📄
falloc.h
3.5 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
fanotify.h
3.59 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
fb.h
16.06 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
fcntl.h
3.22 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
fd.h
11.4 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
fdreg.h
5.29 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
fib_rules.h
1.79 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
fiemap.h
2.71 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
filter.h
2.16 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
firewire-cdev.h
42.86 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
firewire-constants.h
3.16 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
flat.h
2.1 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
fou.h
694 bytes
06/16/2023 05:32:39 PM
rw-r--r--
📄
fs.h
14.47 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
fsl_hypervisor.h
7.13 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
fsmap.h
4.29 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
fuse.h
17.06 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
futex.h
4.88 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
gameport.h
897 bytes
06/16/2023 05:32:39 PM
rw-r--r--
📄
gen_stats.h
1.54 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
genetlink.h
1.88 KB
06/16/2023 05:32:39 PM
rw-r--r--
📁
genwqe
-
05/09/2024 07:14:21 AM
rwxr-xr-x
📄
gfs2_ondisk.h
12.07 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
gigaset_dev.h
1.41 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
gpio.h
5.62 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
gsmmux.h
1.02 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
gtp.h
681 bytes
06/16/2023 05:32:39 PM
rw-r--r--
📄
hash_info.h
921 bytes
06/16/2023 05:32:39 PM
rw-r--r--
📁
hdlc
-
05/09/2024 07:14:21 AM
rwxr-xr-x
📄
hdlc.h
637 bytes
06/16/2023 05:32:39 PM
rw-r--r--
📄
hdlcdrv.h
2.84 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
hdreg.h
22.17 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
hid.h
1.86 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
hiddev.h
6.2 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
hidraw.h
1.48 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
hpet.h
743 bytes
06/16/2023 05:32:39 PM
rw-r--r--
📁
hsi
-
05/09/2024 07:14:21 AM
rwxr-xr-x
📄
hsr_netlink.h
1.06 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
hw_breakpoint.h
742 bytes
06/16/2023 05:32:39 PM
rw-r--r--
📄
hyperv.h
10.32 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
hysdn_if.h
1.35 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
i2c-dev.h
2.55 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
i2c.h
6.96 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
i2o-dev.h
11.28 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
i8k.h
1.49 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
icmp.h
2.91 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
icmpv6.h
3.88 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
if.h
10.56 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
if_addr.h
1.76 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
if_addrlabel.h
721 bytes
06/16/2023 05:32:39 PM
rw-r--r--
📄
if_alg.h
1.5 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
if_arcnet.h
3.63 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
if_arp.h
6.42 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
if_bonding.h
4.17 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
if_bridge.h
6.55 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
if_cablemodem.h
986 bytes
06/16/2023 05:32:39 PM
rw-r--r--
📄
if_eql.h
1.32 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
if_ether.h
7.75 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
if_fc.h
1.7 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
if_fddi.h
3.66 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
if_frad.h
2.95 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
if_hippi.h
4.14 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
if_infiniband.h
1.22 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
if_link.h
21.44 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
if_ltalk.h
210 bytes
06/16/2023 05:32:39 PM
rw-r--r--
📄
if_macsec.h
5.48 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
if_packet.h
7.73 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
if_phonet.h
424 bytes
06/16/2023 05:32:39 PM
rw-r--r--
📄
if_plip.h
660 bytes
06/16/2023 05:32:39 PM
rw-r--r--
📄
if_ppp.h
29 bytes
06/16/2023 05:32:39 PM
rw-r--r--
📄
if_pppol2tp.h
3.21 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
if_pppox.h
4.76 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
if_slip.h
872 bytes
06/16/2023 05:32:39 PM
rw-r--r--
📄
if_team.h
2.54 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
if_tun.h
3.88 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
if_tunnel.h
3.91 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
if_vlan.h
1.75 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
if_x25.h
881 bytes
06/16/2023 05:32:39 PM
rw-r--r--
📄
ife.h
351 bytes
06/16/2023 05:32:39 PM
rw-r--r--
📄
igmp.h
2.94 KB
06/16/2023 05:32:39 PM
rw-r--r--
📁
iio
-
05/09/2024 07:14:21 AM
rwxr-xr-x
📄
ila.h
1.2 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
in.h
9.6 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
in6.h
7.26 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
in_route.h
936 bytes
06/16/2023 05:32:39 PM
rw-r--r--
📄
inet_diag.h
4.23 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
inotify.h
2.91 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
input-event-codes.h
24.11 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
input.h
15.09 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
ioctl.h
163 bytes
06/16/2023 05:32:39 PM
rw-r--r--
📄
ip.h
4.59 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
ip6_tunnel.h
1.91 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
ip_vs.h
13.31 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
ipc.h
2.05 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
ipmi.h
15.86 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
ipmi_msgdefs.h
4.43 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
ipsec.h
947 bytes
06/16/2023 05:32:39 PM
rw-r--r--
📄
ipv6.h
3.87 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
ipv6_route.h
1.86 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
ipx.h
2.29 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
irda.h
7.38 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
irqnr.h
104 bytes
06/16/2023 05:32:39 PM
rw-r--r--
📁
isdn
-
05/09/2024 07:14:21 AM
rwxr-xr-x
📄
isdn.h
5.64 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
isdn_divertif.h
1.17 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
isdn_ppp.h
1.88 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
isdnif.h
2.31 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
iso_fs.h
6.33 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
ivtv.h
2.95 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
ivtvfb.h
1.18 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
ixjuser.h
24.59 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
jffs2.h
6.85 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
joystick.h
3.56 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
kcm.h
822 bytes
06/16/2023 05:32:39 PM
rw-r--r--
📄
kcmp.h
522 bytes
06/16/2023 05:32:39 PM
rw-r--r--
📄
kcov.h
1.07 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
kd.h
6.14 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
kdev_t.h
383 bytes
06/16/2023 05:32:39 PM
rw-r--r--
📄
kernel-page-flags.h
877 bytes
06/16/2023 05:32:39 PM
rw-r--r--
📄
kernel.h
194 bytes
06/16/2023 05:32:39 PM
rw-r--r--
📄
kernelcapi.h
1019 bytes
06/16/2023 05:32:39 PM
rw-r--r--
📄
kexec.h
1.79 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
keyboard.h
12.48 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
keyctl.h
3.47 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
kfd_ioctl.h
9.37 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
kvm.h
40.18 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
kvm_para.h
882 bytes
06/16/2023 05:32:39 PM
rw-r--r--
📄
l2tp.h
5.5 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
libc-compat.h
8.09 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
lightnvm.h
4.76 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
limits.h
937 bytes
06/16/2023 05:32:39 PM
rw-r--r--
📄
lirc.h
4.94 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
llc.h
3.09 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
loop.h
2.46 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
lp.h
3.78 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
lwtunnel.h
1.24 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
magic.h
3.32 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
major.h
4.6 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
map_to_7segment.h
7.08 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
matroxfb.h
1.43 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
max2175.h
1.01 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
mdio.h
13.8 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
media-bus-format.h
6.26 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
media.h
12.24 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
mei.h
4.7 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
membarrier.h
4.12 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
memfd.h
1.2 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
mempolicy.h
2.1 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
meye.h
2.47 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
mic_common.h
6.37 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
mic_ioctl.h
2.2 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
mii.h
7.89 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
minix_fs.h
2.07 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
mman.h
1.21 KB
06/16/2023 05:32:39 PM
rw-r--r--
📁
mmc
-
05/09/2024 07:14:21 AM
rwxr-xr-x
📄
mmtimer.h
2.07 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
module.h
255 bytes
06/16/2023 05:32:39 PM
rw-r--r--
📄
mpls.h
2.25 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
mpls_iptunnel.h
761 bytes
06/16/2023 05:32:39 PM
rw-r--r--
📄
mqueue.h
2.15 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
mroute.h
5.3 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
mroute6.h
4.47 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
msdos_fs.h
6.8 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
msg.h
3.27 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
mtio.h
7.98 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
n_r3964.h
2.35 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
nbd-netlink.h
2.32 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
nbd.h
2.95 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
ncp.h
5 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
ncp_fs.h
3.34 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
ncp_mount.h
2.12 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
ncp_no.h
714 bytes
06/16/2023 05:32:39 PM
rw-r--r--
📄
ncsi.h
3.79 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
ndctl.h
7.98 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
neighbour.h
4.24 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
net.h
2.04 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
net_dropmon.h
1.13 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
net_namespace.h
672 bytes
06/16/2023 05:32:39 PM
rw-r--r--
📄
net_tstamp.h
4.33 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
netconf.h
589 bytes
06/16/2023 05:32:39 PM
rw-r--r--
📄
netdevice.h
2.2 KB
06/16/2023 05:32:39 PM
rw-r--r--
📁
netfilter
-
05/09/2024 07:14:21 AM
rwxr-xr-x
📄
netfilter.h
1.78 KB
06/16/2023 05:32:39 PM
rw-r--r--
📁
netfilter_arp
-
05/09/2024 07:14:21 AM
rwxr-xr-x
📄
netfilter_arp.h
444 bytes
06/16/2023 05:32:39 PM
rw-r--r--
📁
netfilter_bridge
-
05/09/2024 07:14:21 AM
rwxr-xr-x
📄
netfilter_bridge.h
901 bytes
06/16/2023 05:32:39 PM
rw-r--r--
📄
netfilter_decnet.h
1.89 KB
06/16/2023 05:32:39 PM
rw-r--r--
📁
netfilter_ipv4
-
05/09/2024 07:14:21 AM
rwxr-xr-x
📄
netfilter_ipv4.h
2.08 KB
06/16/2023 05:32:39 PM
rw-r--r--
📁
netfilter_ipv6
-
05/09/2024 07:14:21 AM
rwxr-xr-x
📄
netfilter_ipv6.h
2.1 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
netlink.h
7.61 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
netlink_diag.h
1.49 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
netrom.h
807 bytes
06/16/2023 05:32:39 PM
rw-r--r--
📄
nfc.h
10.97 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
nfs.h
4.37 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
nfs2.h
1.43 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
nfs3.h
2.3 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
nfs4.h
6.28 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
nfs4_mount.h
1.89 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
nfs_fs.h
1.57 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
nfs_idmap.h
2.19 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
nfs_mount.h
2.38 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
nfsacl.h
668 bytes
06/16/2023 05:32:39 PM
rw-r--r--
📁
nfsd
-
05/09/2024 07:14:21 AM
rwxr-xr-x
📄
nilfs2_api.h
7.41 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
nilfs2_ondisk.h
17.66 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
nl80211.h
228.77 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
nsfs.h
639 bytes
06/16/2023 05:32:39 PM
rw-r--r--
📄
nubus.h
8.37 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
nvme_ioctl.h
1.61 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
nvram.h
532 bytes
06/16/2023 05:32:39 PM
rw-r--r--
📄
omap3isp.h
20.25 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
omapfb.h
5.78 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
oom.h
511 bytes
06/16/2023 05:32:39 PM
rw-r--r--
📄
openvswitch.h
34.48 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
packet_diag.h
1.63 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
param.h
141 bytes
06/16/2023 05:32:39 PM
rw-r--r--
📄
parport.h
3.56 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
patchkey.h
892 bytes
06/16/2023 05:32:39 PM
rw-r--r--
📄
pci.h
1.35 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
pci_regs.h
53.44 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
pcitest.h
579 bytes
06/16/2023 05:32:39 PM
rw-r--r--
📄
perf_event.h
30.78 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
personality.h
2.05 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
pfkeyv2.h
10.32 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
pg.h
2.29 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
phantom.h
1.62 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
phonet.h
4.57 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
pkt_cls.h
11.72 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
pkt_sched.h
20.86 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
pktcdvd.h
2.62 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
pmu.h
5.19 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
poll.h
22 bytes
06/16/2023 05:32:39 PM
rw-r--r--
📄
posix_acl.h
1.22 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
posix_acl_xattr.h
1.09 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
posix_types.h
1.07 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
ppdev.h
3.14 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
ppp-comp.h
2.47 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
ppp-ioctl.h
5.35 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
ppp_defs.h
4.99 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
pps.h
4.62 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
pr.h
1.05 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
prctl.h
7.73 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
psample.h
798 bytes
06/16/2023 05:32:39 PM
rw-r--r--
📄
psci.h
3.96 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
ptp_clock.h
4.75 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
ptrace.h
3.26 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
qnx4_fs.h
2.27 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
qnxtypes.h
624 bytes
06/16/2023 05:32:39 PM
rw-r--r--
📄
qrtr.h
893 bytes
06/16/2023 05:32:39 PM
rw-r--r--
📄
quota.h
6.14 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
radeonfb.h
360 bytes
06/16/2023 05:32:39 PM
rw-r--r--
📁
raid
-
05/09/2024 07:14:21 AM
rwxr-xr-x
📄
random.h
1.38 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
raw.h
365 bytes
06/16/2023 05:32:39 PM
rw-r--r--
📄
rds.h
8.91 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
reboot.h
1.31 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
reiserfs_fs.h
775 bytes
06/16/2023 05:32:39 PM
rw-r--r--
📄
reiserfs_xattr.h
533 bytes
06/16/2023 05:32:39 PM
rw-r--r--
📄
resource.h
2.29 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
rfkill.h
3.6 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
rio_cm_cdev.h
3.17 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
rio_mport_cdev.h
9.11 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
romfs_fs.h
1.21 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
rose.h
2.18 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
route.h
2.28 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
rpmsg.h
1002 bytes
06/16/2023 05:32:39 PM
rw-r--r--
📄
rtc.h
3.92 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
rtnetlink.h
17.57 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
rxrpc.h
4.96 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
scc.h
4.49 KB
06/16/2023 05:32:39 PM
rw-r--r--
📁
sched
-
05/09/2024 07:14:21 AM
rwxr-xr-x
📄
sched.h
2.29 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
scif_ioctl.h
6.23 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
screen_info.h
2.42 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
sctp.h
31.97 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
sdla.h
2.77 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
seccomp.h
2.2 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
securebits.h
2.64 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
sed-opal.h
3.2 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
seg6.h
1.14 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
seg6_genl.h
589 bytes
06/16/2023 05:32:39 PM
rw-r--r--
📄
seg6_hmac.h
423 bytes
06/16/2023 05:32:39 PM
rw-r--r--
📄
seg6_iptunnel.h
927 bytes
06/16/2023 05:32:39 PM
rw-r--r--
📄
seg6_local.h
1.76 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
selinux_netlink.h
1.17 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
sem.h
2.95 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
serial.h
3.34 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
serial_core.h
6.1 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
serial_reg.h
15.19 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
serio.h
2.02 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
shm.h
3.58 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
signal.h
388 bytes
06/16/2023 05:32:39 PM
rw-r--r--
📄
signalfd.h
1.13 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
smc.h
780 bytes
06/16/2023 05:32:39 PM
rw-r--r--
📄
smc_diag.h
2.21 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
smiapp.h
1.03 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
snmp.h
12.35 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
sock_diag.h
727 bytes
06/16/2023 05:32:39 PM
rw-r--r--
📄
socket.h
801 bytes
06/16/2023 05:32:39 PM
rw-r--r--
📄
sockios.h
5.96 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
sonet.h
2.24 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
sonypi.h
5.18 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
sound.h
1.21 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
soundcard.h
44.96 KB
06/16/2023 05:32:39 PM
rw-r--r--
📁
spi
-
05/09/2024 07:14:21 AM
rwxr-xr-x
📄
stat.h
5.96 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
stddef.h
131 bytes
06/16/2023 05:32:39 PM
rw-r--r--
📄
stm.h
1.58 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
string.h
238 bytes
06/16/2023 05:32:39 PM
rw-r--r--
📁
sunrpc
-
05/09/2024 07:14:21 AM
rwxr-xr-x
📄
suspend_ioctls.h
1.4 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
swab.h
6.78 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
switchtec_ioctl.h
4.36 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
sync_file.h
2.82 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
synclink.h
8.77 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
sysctl.h
25.57 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
sysinfo.h
1.02 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
target_core_user.h
3.68 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
taskstats.h
6.89 KB
06/16/2023 05:32:39 PM
rw-r--r--
📁
tc_act
-
05/09/2024 07:14:21 AM
rwxr-xr-x
📁
tc_ematch
-
05/09/2024 07:14:21 AM
rwxr-xr-x
📄
tcp.h
8.1 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
tcp_metrics.h
1.51 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
tee.h
10.99 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
telephony.h
8.9 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
termios.h
506 bytes
06/16/2023 05:32:39 PM
rw-r--r--
📄
thermal.h
924 bytes
06/16/2023 05:32:39 PM
rw-r--r--
📄
time.h
1.68 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
timerfd.h
936 bytes
06/16/2023 05:32:39 PM
rw-r--r--
📄
times.h
278 bytes
06/16/2023 05:32:39 PM
rw-r--r--
📄
timex.h
6.25 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
tiocl.h
1.69 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
tipc.h
7.53 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
tipc_config.h
14.43 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
tipc_netlink.h
7.82 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
tls.h
2.66 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
toshiba.h
1.88 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
tty.h
1.55 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
tty_flags.h
4.42 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
types.h
1.4 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
udf_fs_i.h
697 bytes
06/16/2023 05:32:39 PM
rw-r--r--
📄
udp.h
1.43 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
uhid.h
4.54 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
uinput.h
9.04 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
uio.h
732 bytes
06/16/2023 05:32:39 PM
rw-r--r--
📄
uleds.h
798 bytes
06/16/2023 05:32:39 PM
rw-r--r--
📄
ultrasound.h
4.46 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
un.h
384 bytes
06/16/2023 05:32:39 PM
rw-r--r--
📄
unistd.h
220 bytes
06/16/2023 05:32:39 PM
rw-r--r--
📄
unix_diag.h
1.22 KB
06/16/2023 05:32:39 PM
rw-r--r--
📁
usb
-
05/09/2024 07:14:21 AM
rwxr-xr-x
📄
usbdevice_fs.h
6.77 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
usbip.h
640 bytes
06/16/2023 05:32:39 PM
rw-r--r--
📄
userfaultfd.h
6.65 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
userio.h
1.48 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
utime.h
215 bytes
06/16/2023 05:32:39 PM
rw-r--r--
📄
utsname.h
669 bytes
06/16/2023 05:32:39 PM
rw-r--r--
📄
uuid.h
1.35 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
uvcvideo.h
1.67 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
v4l2-common.h
4.08 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
v4l2-controls.h
43.93 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
v4l2-dv-timings.h
30.82 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
v4l2-mediabus.h
4.98 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
v4l2-subdev.h
5.95 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
version.h
97 bytes
06/16/2023 05:32:39 PM
rw-r--r--
📄
veth.h
224 bytes
06/16/2023 05:32:39 PM
rw-r--r--
📄
vfio.h
25.42 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
vfio_ccw.h
504 bytes
06/16/2023 05:32:39 PM
rw-r--r--
📄
vhost.h
7.13 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
videodev2.h
84 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
virtio_9p.h
1.99 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
virtio_balloon.h
3.71 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
virtio_blk.h
5.19 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
virtio_config.h
3.34 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
virtio_console.h
3.06 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
virtio_crypto.h
13.55 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
virtio_gpu.h
7.84 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
virtio_ids.h
2.37 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
virtio_input.h
2.45 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
virtio_mmio.h
4.48 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
virtio_net.h
9.89 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
virtio_pci.h
6.91 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
virtio_ring.h
6.19 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
virtio_rng.h
265 bytes
06/16/2023 05:32:39 PM
rw-r--r--
📄
virtio_scsi.h
5.89 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
virtio_types.h
2.1 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
virtio_vsock.h
3.01 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
vm_sockets.h
5.19 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
vm_sockets_diag.h
963 bytes
06/16/2023 05:32:39 PM
rw-r--r--
📄
vsockmon.h
1.84 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
vt.h
2.99 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
vtpm_proxy.h
1.68 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
wait.h
663 bytes
06/16/2023 05:32:39 PM
rw-r--r--
📄
wanrouter.h
453 bytes
06/16/2023 05:32:39 PM
rw-r--r--
📄
watchdog.h
2.28 KB
06/16/2023 05:32:39 PM
rw-r--r--
📁
wimax
-
05/09/2024 07:14:21 AM
rwxr-xr-x
📄
wimax.h
8.17 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
wireless.h
41.71 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
wmi.h
1.84 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
x25.h
3.48 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
xattr.h
2.79 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
xfrm.h
11.6 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
xilinx-v4l2-controls.h
2.91 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
zorro.h
3.22 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
zorro_ids.h
29.26 KB
06/16/2023 05:32:39 PM
rw-r--r--
Editing: v4l2-dv-timings.h
Close
/* SPDX-License-Identifier: GPL-2.0 WITH Linux-syscall-note */ /* * V4L2 DV timings header. * * Copyright (C) 2012-2016 Hans Verkuil <hans.verkuil@cisco.com> * * This program is free software; you can redistribute it and/or * modify it under the terms of the GNU General Public License * version 2 as published by the Free Software Foundation. * * This program is distributed in the hope that it will be useful, but * WITHOUT ANY WARRANTY; without even the implied warranty of * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU * General Public License for more details. */ #ifndef _V4L2_DV_TIMINGS_H #define _V4L2_DV_TIMINGS_H #if __GNUC__ < 4 || (__GNUC__ == 4 && (__GNUC_MINOR__ < 6)) /* Sadly gcc versions older than 4.6 have a bug in how they initialize anonymous unions where they require additional curly brackets. This violates the C1x standard. This workaround adds the curly brackets if needed. */ #define V4L2_INIT_BT_TIMINGS(_width, args...) \ { .bt = { _width , ## args } } #else #define V4L2_INIT_BT_TIMINGS(_width, args...) \ .bt = { _width , ## args } #endif /* CEA-861-F timings (i.e. standard HDTV timings) */ #define V4L2_DV_BT_CEA_640X480P59_94 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(640, 480, 0, 0, \ 25175000, 16, 96, 48, 10, 2, 33, 0, 0, 0, \ V4L2_DV_BT_STD_DMT | V4L2_DV_BT_STD_CEA861, \ V4L2_DV_FL_HAS_CEA861_VIC, { 0, 0 }, 1) \ } /* Note: these are the nominal timings, for HDMI links this format is typically * double-clocked to meet the minimum pixelclock requirements. */ #define V4L2_DV_BT_CEA_720X480I59_94 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(720, 480, 1, 0, \ 13500000, 19, 62, 57, 4, 3, 15, 4, 3, 16, \ V4L2_DV_BT_STD_CEA861, \ V4L2_DV_FL_HALF_LINE | V4L2_DV_FL_IS_CE_VIDEO | \ V4L2_DV_FL_HAS_PICTURE_ASPECT | V4L2_DV_FL_HAS_CEA861_VIC, \ { 4, 3 }, 6) \ } #define V4L2_DV_BT_CEA_720X480P59_94 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(720, 480, 0, 0, \ 27000000, 16, 62, 60, 9, 6, 30, 0, 0, 0, \ V4L2_DV_BT_STD_CEA861, \ V4L2_DV_FL_IS_CE_VIDEO | V4L2_DV_FL_HAS_PICTURE_ASPECT | \ V4L2_DV_FL_HAS_CEA861_VIC, { 4, 3 }, 2) \ } /* Note: these are the nominal timings, for HDMI links this format is typically * double-clocked to meet the minimum pixelclock requirements. */ #define V4L2_DV_BT_CEA_720X576I50 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(720, 576, 1, 0, \ 13500000, 12, 63, 69, 2, 3, 19, 2, 3, 20, \ V4L2_DV_BT_STD_CEA861, \ V4L2_DV_FL_HALF_LINE | V4L2_DV_FL_IS_CE_VIDEO | \ V4L2_DV_FL_HAS_PICTURE_ASPECT | V4L2_DV_FL_HAS_CEA861_VIC, \ { 4, 3 }, 21) \ } #define V4L2_DV_BT_CEA_720X576P50 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(720, 576, 0, 0, \ 27000000, 12, 64, 68, 5, 5, 39, 0, 0, 0, \ V4L2_DV_BT_STD_CEA861, \ V4L2_DV_FL_IS_CE_VIDEO | V4L2_DV_FL_HAS_PICTURE_ASPECT | \ V4L2_DV_FL_HAS_CEA861_VIC, { 4, 3 }, 17) \ } #define V4L2_DV_BT_CEA_1280X720P24 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(1280, 720, 0, \ V4L2_DV_HSYNC_POS_POL | V4L2_DV_VSYNC_POS_POL, \ 59400000, 1760, 40, 220, 5, 5, 20, 0, 0, 0, \ V4L2_DV_BT_STD_DMT | V4L2_DV_BT_STD_CEA861, \ V4L2_DV_FL_CAN_REDUCE_FPS | V4L2_DV_FL_HAS_CEA861_VIC, { 0, 0 }, 60) \ } #define V4L2_DV_BT_CEA_1280X720P25 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(1280, 720, 0, \ V4L2_DV_HSYNC_POS_POL | V4L2_DV_VSYNC_POS_POL, \ 74250000, 2420, 40, 220, 5, 5, 20, 0, 0, 0, \ V4L2_DV_BT_STD_CEA861, \ V4L2_DV_FL_IS_CE_VIDEO | V4L2_DV_FL_HAS_CEA861_VIC, { 0, 0 }, 61) \ } #define V4L2_DV_BT_CEA_1280X720P30 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(1280, 720, 0, \ V4L2_DV_HSYNC_POS_POL | V4L2_DV_VSYNC_POS_POL, \ 74250000, 1760, 40, 220, 5, 5, 20, 0, 0, 0, \ V4L2_DV_BT_STD_CEA861, \ V4L2_DV_FL_CAN_REDUCE_FPS | V4L2_DV_FL_IS_CE_VIDEO | \ V4L2_DV_FL_HAS_CEA861_VIC, { 0, 0 }, 62) \ } #define V4L2_DV_BT_CEA_1280X720P50 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(1280, 720, 0, \ V4L2_DV_HSYNC_POS_POL | V4L2_DV_VSYNC_POS_POL, \ 74250000, 440, 40, 220, 5, 5, 20, 0, 0, 0, \ V4L2_DV_BT_STD_CEA861, \ V4L2_DV_FL_IS_CE_VIDEO | V4L2_DV_FL_HAS_CEA861_VIC, { 0, 0 }, 19) \ } #define V4L2_DV_BT_CEA_1280X720P60 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(1280, 720, 0, \ V4L2_DV_HSYNC_POS_POL | V4L2_DV_VSYNC_POS_POL, \ 74250000, 110, 40, 220, 5, 5, 20, 0, 0, 0, \ V4L2_DV_BT_STD_CEA861, \ V4L2_DV_FL_CAN_REDUCE_FPS | V4L2_DV_FL_IS_CE_VIDEO | \ V4L2_DV_FL_HAS_CEA861_VIC, { 0, 0 }, 4) \ } #define V4L2_DV_BT_CEA_1920X1080P24 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(1920, 1080, 0, \ V4L2_DV_HSYNC_POS_POL | V4L2_DV_VSYNC_POS_POL, \ 74250000, 638, 44, 148, 4, 5, 36, 0, 0, 0, \ V4L2_DV_BT_STD_CEA861, \ V4L2_DV_FL_CAN_REDUCE_FPS | V4L2_DV_FL_IS_CE_VIDEO | \ V4L2_DV_FL_HAS_CEA861_VIC, { 0, 0 }, 32) \ } #define V4L2_DV_BT_CEA_1920X1080P25 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(1920, 1080, 0, \ V4L2_DV_HSYNC_POS_POL | V4L2_DV_VSYNC_POS_POL, \ 74250000, 528, 44, 148, 4, 5, 36, 0, 0, 0, \ V4L2_DV_BT_STD_CEA861, \ V4L2_DV_FL_IS_CE_VIDEO | V4L2_DV_FL_HAS_CEA861_VIC, { 0, 0 }, 33) \ } #define V4L2_DV_BT_CEA_1920X1080P30 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(1920, 1080, 0, \ V4L2_DV_HSYNC_POS_POL | V4L2_DV_VSYNC_POS_POL, \ 74250000, 88, 44, 148, 4, 5, 36, 0, 0, 0, \ V4L2_DV_BT_STD_CEA861, \ V4L2_DV_FL_CAN_REDUCE_FPS | V4L2_DV_FL_IS_CE_VIDEO | \ V4L2_DV_FL_HAS_CEA861_VIC, { 0, 0 }, 34) \ } #define V4L2_DV_BT_CEA_1920X1080I50 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(1920, 1080, 1, \ V4L2_DV_HSYNC_POS_POL | V4L2_DV_VSYNC_POS_POL, \ 74250000, 528, 44, 148, 2, 5, 15, 2, 5, 16, \ V4L2_DV_BT_STD_CEA861, \ V4L2_DV_FL_HALF_LINE | V4L2_DV_FL_IS_CE_VIDEO | \ V4L2_DV_FL_HAS_CEA861_VIC, { 0, 0 }, 20) \ } #define V4L2_DV_BT_CEA_1920X1080P50 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(1920, 1080, 0, \ V4L2_DV_HSYNC_POS_POL | V4L2_DV_VSYNC_POS_POL, \ 148500000, 528, 44, 148, 4, 5, 36, 0, 0, 0, \ V4L2_DV_BT_STD_CEA861, \ V4L2_DV_FL_IS_CE_VIDEO | V4L2_DV_FL_HAS_CEA861_VIC, { 0, 0 }, 31) \ } #define V4L2_DV_BT_CEA_1920X1080I60 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(1920, 1080, 1, \ V4L2_DV_HSYNC_POS_POL | V4L2_DV_VSYNC_POS_POL, \ 74250000, 88, 44, 148, 2, 5, 15, 2, 5, 16, \ V4L2_DV_BT_STD_CEA861, \ V4L2_DV_FL_CAN_REDUCE_FPS | \ V4L2_DV_FL_HALF_LINE | V4L2_DV_FL_IS_CE_VIDEO | \ V4L2_DV_FL_HAS_CEA861_VIC, { 0, 0 }, 5) \ } #define V4L2_DV_BT_CEA_1920X1080P60 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(1920, 1080, 0, \ V4L2_DV_HSYNC_POS_POL | V4L2_DV_VSYNC_POS_POL, \ 148500000, 88, 44, 148, 4, 5, 36, 0, 0, 0, \ V4L2_DV_BT_STD_DMT | V4L2_DV_BT_STD_CEA861, \ V4L2_DV_FL_CAN_REDUCE_FPS | V4L2_DV_FL_IS_CE_VIDEO | \ V4L2_DV_FL_HAS_CEA861_VIC, { 0, 0 }, 16) \ } #define V4L2_DV_BT_CEA_3840X2160P24 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(3840, 2160, 0, \ V4L2_DV_HSYNC_POS_POL | V4L2_DV_VSYNC_POS_POL, \ 297000000, 1276, 88, 296, 8, 10, 72, 0, 0, 0, \ V4L2_DV_BT_STD_CEA861, \ V4L2_DV_FL_CAN_REDUCE_FPS | V4L2_DV_FL_IS_CE_VIDEO | \ V4L2_DV_FL_HAS_CEA861_VIC | V4L2_DV_FL_HAS_HDMI_VIC, \ { 0, 0 }, 93, 3) \ } #define V4L2_DV_BT_CEA_3840X2160P25 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(3840, 2160, 0, \ V4L2_DV_HSYNC_POS_POL | V4L2_DV_VSYNC_POS_POL, \ 297000000, 1056, 88, 296, 8, 10, 72, 0, 0, 0, \ V4L2_DV_BT_STD_CEA861, \ V4L2_DV_FL_IS_CE_VIDEO | V4L2_DV_FL_HAS_CEA861_VIC | \ V4L2_DV_FL_HAS_HDMI_VIC, { 0, 0 }, 94, 2) \ } #define V4L2_DV_BT_CEA_3840X2160P30 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(3840, 2160, 0, \ V4L2_DV_HSYNC_POS_POL | V4L2_DV_VSYNC_POS_POL, \ 297000000, 176, 88, 296, 8, 10, 72, 0, 0, 0, \ V4L2_DV_BT_STD_CEA861, \ V4L2_DV_FL_CAN_REDUCE_FPS | V4L2_DV_FL_IS_CE_VIDEO | \ V4L2_DV_FL_HAS_CEA861_VIC | V4L2_DV_FL_HAS_HDMI_VIC, \ { 0, 0 }, 95, 1) \ } #define V4L2_DV_BT_CEA_3840X2160P50 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(3840, 2160, 0, \ V4L2_DV_HSYNC_POS_POL | V4L2_DV_VSYNC_POS_POL, \ 594000000, 1056, 88, 296, 8, 10, 72, 0, 0, 0, \ V4L2_DV_BT_STD_CEA861, \ V4L2_DV_FL_IS_CE_VIDEO | V4L2_DV_FL_HAS_CEA861_VIC, { 0, 0 }, 96) \ } #define V4L2_DV_BT_CEA_3840X2160P60 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(3840, 2160, 0, \ V4L2_DV_HSYNC_POS_POL | V4L2_DV_VSYNC_POS_POL, \ 594000000, 176, 88, 296, 8, 10, 72, 0, 0, 0, \ V4L2_DV_BT_STD_CEA861, \ V4L2_DV_FL_CAN_REDUCE_FPS | V4L2_DV_FL_IS_CE_VIDEO | \ V4L2_DV_FL_HAS_CEA861_VIC, { 0, 0 }, 97) \ } #define V4L2_DV_BT_CEA_4096X2160P24 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(4096, 2160, 0, \ V4L2_DV_HSYNC_POS_POL | V4L2_DV_VSYNC_POS_POL, \ 297000000, 1020, 88, 296, 8, 10, 72, 0, 0, 0, \ V4L2_DV_BT_STD_CEA861, \ V4L2_DV_FL_CAN_REDUCE_FPS | V4L2_DV_FL_IS_CE_VIDEO | \ V4L2_DV_FL_HAS_CEA861_VIC | V4L2_DV_FL_HAS_HDMI_VIC, \ { 0, 0 }, 98, 4) \ } #define V4L2_DV_BT_CEA_4096X2160P25 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(4096, 2160, 0, \ V4L2_DV_HSYNC_POS_POL | V4L2_DV_VSYNC_POS_POL, \ 297000000, 968, 88, 128, 8, 10, 72, 0, 0, 0, \ V4L2_DV_BT_STD_CEA861, \ V4L2_DV_FL_IS_CE_VIDEO | V4L2_DV_FL_HAS_CEA861_VIC, { 0, 0 }, 99) \ } #define V4L2_DV_BT_CEA_4096X2160P30 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(4096, 2160, 0, \ V4L2_DV_HSYNC_POS_POL | V4L2_DV_VSYNC_POS_POL, \ 297000000, 88, 88, 128, 8, 10, 72, 0, 0, 0, \ V4L2_DV_BT_STD_CEA861, \ V4L2_DV_FL_CAN_REDUCE_FPS | V4L2_DV_FL_IS_CE_VIDEO | \ V4L2_DV_FL_HAS_CEA861_VIC, { 0, 0 }, 100) \ } #define V4L2_DV_BT_CEA_4096X2160P50 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(4096, 2160, 0, \ V4L2_DV_HSYNC_POS_POL | V4L2_DV_VSYNC_POS_POL, \ 594000000, 968, 88, 128, 8, 10, 72, 0, 0, 0, \ V4L2_DV_BT_STD_CEA861, \ V4L2_DV_FL_IS_CE_VIDEO | V4L2_DV_FL_HAS_CEA861_VIC, { 0, 0 }, 101) \ } #define V4L2_DV_BT_CEA_4096X2160P60 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(4096, 2160, 0, \ V4L2_DV_HSYNC_POS_POL | V4L2_DV_VSYNC_POS_POL, \ 594000000, 88, 88, 128, 8, 10, 72, 0, 0, 0, \ V4L2_DV_BT_STD_CEA861, \ V4L2_DV_FL_CAN_REDUCE_FPS | V4L2_DV_FL_IS_CE_VIDEO | \ V4L2_DV_FL_HAS_CEA861_VIC, { 0, 0 }, 102) \ } /* VESA Discrete Monitor Timings as per version 1.0, revision 12 */ #define V4L2_DV_BT_DMT_640X350P85 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(640, 350, 0, V4L2_DV_HSYNC_POS_POL, \ 31500000, 32, 64, 96, 32, 3, 60, 0, 0, 0, \ V4L2_DV_BT_STD_DMT, 0) \ } #define V4L2_DV_BT_DMT_640X400P85 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(640, 400, 0, V4L2_DV_VSYNC_POS_POL, \ 31500000, 32, 64, 96, 1, 3, 41, 0, 0, 0, \ V4L2_DV_BT_STD_DMT, 0) \ } #define V4L2_DV_BT_DMT_720X400P85 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(720, 400, 0, V4L2_DV_VSYNC_POS_POL, \ 35500000, 36, 72, 108, 1, 3, 42, 0, 0, 0, \ V4L2_DV_BT_STD_DMT, 0) \ } /* VGA resolutions */ #define V4L2_DV_BT_DMT_640X480P60 V4L2_DV_BT_CEA_640X480P59_94 #define V4L2_DV_BT_DMT_640X480P72 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(640, 480, 0, 0, \ 31500000, 24, 40, 128, 9, 3, 28, 0, 0, 0, \ V4L2_DV_BT_STD_DMT, 0) \ } #define V4L2_DV_BT_DMT_640X480P75 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(640, 480, 0, 0, \ 31500000, 16, 64, 120, 1, 3, 16, 0, 0, 0, \ V4L2_DV_BT_STD_DMT, 0) \ } #define V4L2_DV_BT_DMT_640X480P85 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(640, 480, 0, 0, \ 36000000, 56, 56, 80, 1, 3, 25, 0, 0, 0, \ V4L2_DV_BT_STD_DMT, 0) \ } /* SVGA resolutions */ #define V4L2_DV_BT_DMT_800X600P56 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(800, 600, 0, \ V4L2_DV_HSYNC_POS_POL | V4L2_DV_VSYNC_POS_POL, \ 36000000, 24, 72, 128, 1, 2, 22, 0, 0, 0, \ V4L2_DV_BT_STD_DMT, 0) \ } #define V4L2_DV_BT_DMT_800X600P60 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(800, 600, 0, \ V4L2_DV_HSYNC_POS_POL | V4L2_DV_VSYNC_POS_POL, \ 40000000, 40, 128, 88, 1, 4, 23, 0, 0, 0, \ V4L2_DV_BT_STD_DMT, 0) \ } #define V4L2_DV_BT_DMT_800X600P72 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(800, 600, 0, \ V4L2_DV_HSYNC_POS_POL | V4L2_DV_VSYNC_POS_POL, \ 50000000, 56, 120, 64, 37, 6, 23, 0, 0, 0, \ V4L2_DV_BT_STD_DMT, 0) \ } #define V4L2_DV_BT_DMT_800X600P75 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(800, 600, 0, \ V4L2_DV_HSYNC_POS_POL | V4L2_DV_VSYNC_POS_POL, \ 49500000, 16, 80, 160, 1, 3, 21, 0, 0, 0, \ V4L2_DV_BT_STD_DMT, 0) \ } #define V4L2_DV_BT_DMT_800X600P85 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(800, 600, 0, \ V4L2_DV_HSYNC_POS_POL | V4L2_DV_VSYNC_POS_POL, \ 56250000, 32, 64, 152, 1, 3, 27, 0, 0, 0, \ V4L2_DV_BT_STD_DMT, 0) \ } #define V4L2_DV_BT_DMT_800X600P120_RB { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(800, 600, 0, V4L2_DV_HSYNC_POS_POL, \ 73250000, 48, 32, 80, 3, 4, 29, 0, 0, 0, \ V4L2_DV_BT_STD_DMT | V4L2_DV_BT_STD_CVT, \ V4L2_DV_FL_REDUCED_BLANKING) \ } #define V4L2_DV_BT_DMT_848X480P60 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(848, 480, 0, \ V4L2_DV_HSYNC_POS_POL | V4L2_DV_VSYNC_POS_POL, \ 33750000, 16, 112, 112, 6, 8, 23, 0, 0, 0, \ V4L2_DV_BT_STD_DMT, 0) \ } #define V4L2_DV_BT_DMT_1024X768I43 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(1024, 768, 1, \ V4L2_DV_HSYNC_POS_POL | V4L2_DV_VSYNC_POS_POL, \ 44900000, 8, 176, 56, 0, 4, 20, 0, 4, 21, \ V4L2_DV_BT_STD_DMT, 0) \ } /* XGA resolutions */ #define V4L2_DV_BT_DMT_1024X768P60 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(1024, 768, 0, 0, \ 65000000, 24, 136, 160, 3, 6, 29, 0, 0, 0, \ V4L2_DV_BT_STD_DMT, 0) \ } #define V4L2_DV_BT_DMT_1024X768P70 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(1024, 768, 0, 0, \ 75000000, 24, 136, 144, 3, 6, 29, 0, 0, 0, \ V4L2_DV_BT_STD_DMT, 0) \ } #define V4L2_DV_BT_DMT_1024X768P75 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(1024, 768, 0, \ V4L2_DV_HSYNC_POS_POL | V4L2_DV_VSYNC_POS_POL, \ 78750000, 16, 96, 176, 1, 3, 28, 0, 0, 0, \ V4L2_DV_BT_STD_DMT, 0) \ } #define V4L2_DV_BT_DMT_1024X768P85 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(1024, 768, 0, \ V4L2_DV_HSYNC_POS_POL | V4L2_DV_VSYNC_POS_POL, \ 94500000, 48, 96, 208, 1, 3, 36, 0, 0, 0, \ V4L2_DV_BT_STD_DMT, 0) \ } #define V4L2_DV_BT_DMT_1024X768P120_RB { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(1024, 768, 0, V4L2_DV_HSYNC_POS_POL, \ 115500000, 48, 32, 80, 3, 4, 38, 0, 0, 0, \ V4L2_DV_BT_STD_DMT | V4L2_DV_BT_STD_CVT, \ V4L2_DV_FL_REDUCED_BLANKING) \ } /* XGA+ resolution */ #define V4L2_DV_BT_DMT_1152X864P75 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(1152, 864, 0, \ V4L2_DV_HSYNC_POS_POL | V4L2_DV_VSYNC_POS_POL, \ 108000000, 64, 128, 256, 1, 3, 32, 0, 0, 0, \ V4L2_DV_BT_STD_DMT, 0) \ } #define V4L2_DV_BT_DMT_1280X720P60 V4L2_DV_BT_CEA_1280X720P60 /* WXGA resolutions */ #define V4L2_DV_BT_DMT_1280X768P60_RB { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(1280, 768, 0, V4L2_DV_HSYNC_POS_POL, \ 68250000, 48, 32, 80, 3, 7, 12, 0, 0, 0, \ V4L2_DV_BT_STD_DMT | V4L2_DV_BT_STD_CVT, \ V4L2_DV_FL_REDUCED_BLANKING) \ } #define V4L2_DV_BT_DMT_1280X768P60 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(1280, 768, 0, V4L2_DV_VSYNC_POS_POL, \ 79500000, 64, 128, 192, 3, 7, 20, 0, 0, 0, \ V4L2_DV_BT_STD_DMT | V4L2_DV_BT_STD_CVT, 0) \ } #define V4L2_DV_BT_DMT_1280X768P75 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(1280, 768, 0, V4L2_DV_VSYNC_POS_POL, \ 102250000, 80, 128, 208, 3, 7, 27, 0, 0, 0, \ V4L2_DV_BT_STD_DMT | V4L2_DV_BT_STD_CVT, 0) \ } #define V4L2_DV_BT_DMT_1280X768P85 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(1280, 768, 0, V4L2_DV_VSYNC_POS_POL, \ 117500000, 80, 136, 216, 3, 7, 31, 0, 0, 0, \ V4L2_DV_BT_STD_DMT | V4L2_DV_BT_STD_CVT, 0) \ } #define V4L2_DV_BT_DMT_1280X768P120_RB { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(1280, 768, 0, V4L2_DV_HSYNC_POS_POL, \ 140250000, 48, 32, 80, 3, 7, 35, 0, 0, 0, \ V4L2_DV_BT_STD_DMT | V4L2_DV_BT_STD_CVT, \ V4L2_DV_FL_REDUCED_BLANKING) \ } #define V4L2_DV_BT_DMT_1280X800P60_RB { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(1280, 800, 0, V4L2_DV_HSYNC_POS_POL, \ 71000000, 48, 32, 80, 3, 6, 14, 0, 0, 0, \ V4L2_DV_BT_STD_DMT | V4L2_DV_BT_STD_CVT, \ V4L2_DV_FL_REDUCED_BLANKING) \ } #define V4L2_DV_BT_DMT_1280X800P60 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(1280, 800, 0, V4L2_DV_VSYNC_POS_POL, \ 83500000, 72, 128, 200, 3, 6, 22, 0, 0, 0, \ V4L2_DV_BT_STD_DMT | V4L2_DV_BT_STD_CVT, 0) \ } #define V4L2_DV_BT_DMT_1280X800P75 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(1280, 800, 0, V4L2_DV_VSYNC_POS_POL, \ 106500000, 80, 128, 208, 3, 6, 29, 0, 0, 0, \ V4L2_DV_BT_STD_DMT | V4L2_DV_BT_STD_CVT, 0) \ } #define V4L2_DV_BT_DMT_1280X800P85 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(1280, 800, 0, V4L2_DV_VSYNC_POS_POL, \ 122500000, 80, 136, 216, 3, 6, 34, 0, 0, 0, \ V4L2_DV_BT_STD_DMT | V4L2_DV_BT_STD_CVT, 0) \ } #define V4L2_DV_BT_DMT_1280X800P120_RB { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(1280, 800, 0, V4L2_DV_HSYNC_POS_POL, \ 146250000, 48, 32, 80, 3, 6, 38, 0, 0, 0, \ V4L2_DV_BT_STD_DMT | V4L2_DV_BT_STD_CVT, \ V4L2_DV_FL_REDUCED_BLANKING) \ } #define V4L2_DV_BT_DMT_1280X960P60 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(1280, 960, 0, \ V4L2_DV_HSYNC_POS_POL | V4L2_DV_VSYNC_POS_POL, \ 108000000, 96, 112, 312, 1, 3, 36, 0, 0, 0, \ V4L2_DV_BT_STD_DMT, 0) \ } #define V4L2_DV_BT_DMT_1280X960P85 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(1280, 960, 0, \ V4L2_DV_HSYNC_POS_POL | V4L2_DV_VSYNC_POS_POL, \ 148500000, 64, 160, 224, 1, 3, 47, 0, 0, 0, \ V4L2_DV_BT_STD_DMT, 0) \ } #define V4L2_DV_BT_DMT_1280X960P120_RB { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(1280, 960, 0, V4L2_DV_HSYNC_POS_POL, \ 175500000, 48, 32, 80, 3, 4, 50, 0, 0, 0, \ V4L2_DV_BT_STD_DMT | V4L2_DV_BT_STD_CVT, \ V4L2_DV_FL_REDUCED_BLANKING) \ } /* SXGA resolutions */ #define V4L2_DV_BT_DMT_1280X1024P60 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(1280, 1024, 0, \ V4L2_DV_HSYNC_POS_POL | V4L2_DV_VSYNC_POS_POL, \ 108000000, 48, 112, 248, 1, 3, 38, 0, 0, 0, \ V4L2_DV_BT_STD_DMT, 0) \ } #define V4L2_DV_BT_DMT_1280X1024P75 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(1280, 1024, 0, \ V4L2_DV_HSYNC_POS_POL | V4L2_DV_VSYNC_POS_POL, \ 135000000, 16, 144, 248, 1, 3, 38, 0, 0, 0, \ V4L2_DV_BT_STD_DMT, 0) \ } #define V4L2_DV_BT_DMT_1280X1024P85 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(1280, 1024, 0, \ V4L2_DV_HSYNC_POS_POL | V4L2_DV_VSYNC_POS_POL, \ 157500000, 64, 160, 224, 1, 3, 44, 0, 0, 0, \ V4L2_DV_BT_STD_DMT, 0) \ } #define V4L2_DV_BT_DMT_1280X1024P120_RB { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(1280, 1024, 0, V4L2_DV_HSYNC_POS_POL, \ 187250000, 48, 32, 80, 3, 7, 50, 0, 0, 0, \ V4L2_DV_BT_STD_DMT | V4L2_DV_BT_STD_CVT, \ V4L2_DV_FL_REDUCED_BLANKING) \ } #define V4L2_DV_BT_DMT_1360X768P60 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(1360, 768, 0, \ V4L2_DV_HSYNC_POS_POL | V4L2_DV_VSYNC_POS_POL, \ 85500000, 64, 112, 256, 3, 6, 18, 0, 0, 0, \ V4L2_DV_BT_STD_DMT, 0) \ } #define V4L2_DV_BT_DMT_1360X768P120_RB { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(1360, 768, 0, V4L2_DV_HSYNC_POS_POL, \ 148250000, 48, 32, 80, 3, 5, 37, 0, 0, 0, \ V4L2_DV_BT_STD_DMT | V4L2_DV_BT_STD_CVT, \ V4L2_DV_FL_REDUCED_BLANKING) \ } #define V4L2_DV_BT_DMT_1366X768P60 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(1366, 768, 0, \ V4L2_DV_HSYNC_POS_POL | V4L2_DV_VSYNC_POS_POL, \ 85500000, 70, 143, 213, 3, 3, 24, 0, 0, 0, \ V4L2_DV_BT_STD_DMT, 0) \ } #define V4L2_DV_BT_DMT_1366X768P60_RB { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(1366, 768, 0, \ V4L2_DV_HSYNC_POS_POL | V4L2_DV_VSYNC_POS_POL, \ 72000000, 14, 56, 64, 1, 3, 28, 0, 0, 0, \ V4L2_DV_BT_STD_DMT, V4L2_DV_FL_REDUCED_BLANKING) \ } /* SXGA+ resolutions */ #define V4L2_DV_BT_DMT_1400X1050P60_RB { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(1400, 1050, 0, V4L2_DV_HSYNC_POS_POL, \ 101000000, 48, 32, 80, 3, 4, 23, 0, 0, 0, \ V4L2_DV_BT_STD_DMT | V4L2_DV_BT_STD_CVT, \ V4L2_DV_FL_REDUCED_BLANKING) \ } #define V4L2_DV_BT_DMT_1400X1050P60 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(1400, 1050, 0, V4L2_DV_VSYNC_POS_POL, \ 121750000, 88, 144, 232, 3, 4, 32, 0, 0, 0, \ V4L2_DV_BT_STD_DMT | V4L2_DV_BT_STD_CVT, 0) \ } #define V4L2_DV_BT_DMT_1400X1050P75 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(1400, 1050, 0, V4L2_DV_VSYNC_POS_POL, \ 156000000, 104, 144, 248, 3, 4, 42, 0, 0, 0, \ V4L2_DV_BT_STD_DMT | V4L2_DV_BT_STD_CVT, 0) \ } #define V4L2_DV_BT_DMT_1400X1050P85 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(1400, 1050, 0, V4L2_DV_VSYNC_POS_POL, \ 179500000, 104, 152, 256, 3, 4, 48, 0, 0, 0, \ V4L2_DV_BT_STD_DMT | V4L2_DV_BT_STD_CVT, 0) \ } #define V4L2_DV_BT_DMT_1400X1050P120_RB { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(1400, 1050, 0, V4L2_DV_HSYNC_POS_POL, \ 208000000, 48, 32, 80, 3, 4, 55, 0, 0, 0, \ V4L2_DV_BT_STD_DMT | V4L2_DV_BT_STD_CVT, \ V4L2_DV_FL_REDUCED_BLANKING) \ } /* WXGA+ resolutions */ #define V4L2_DV_BT_DMT_1440X900P60_RB { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(1440, 900, 0, V4L2_DV_HSYNC_POS_POL, \ 88750000, 48, 32, 80, 3, 6, 17, 0, 0, 0, \ V4L2_DV_BT_STD_DMT | V4L2_DV_BT_STD_CVT, \ V4L2_DV_FL_REDUCED_BLANKING) \ } #define V4L2_DV_BT_DMT_1440X900P60 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(1440, 900, 0, V4L2_DV_VSYNC_POS_POL, \ 106500000, 80, 152, 232, 3, 6, 25, 0, 0, 0, \ V4L2_DV_BT_STD_DMT | V4L2_DV_BT_STD_CVT, 0) \ } #define V4L2_DV_BT_DMT_1440X900P75 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(1440, 900, 0, V4L2_DV_VSYNC_POS_POL, \ 136750000, 96, 152, 248, 3, 6, 33, 0, 0, 0, \ V4L2_DV_BT_STD_DMT | V4L2_DV_BT_STD_CVT, 0) \ } #define V4L2_DV_BT_DMT_1440X900P85 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(1440, 900, 0, V4L2_DV_VSYNC_POS_POL, \ 157000000, 104, 152, 256, 3, 6, 39, 0, 0, 0, \ V4L2_DV_BT_STD_DMT | V4L2_DV_BT_STD_CVT, 0) \ } #define V4L2_DV_BT_DMT_1440X900P120_RB { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(1440, 900, 0, V4L2_DV_HSYNC_POS_POL, \ 182750000, 48, 32, 80, 3, 6, 44, 0, 0, 0, \ V4L2_DV_BT_STD_DMT | V4L2_DV_BT_STD_CVT, \ V4L2_DV_FL_REDUCED_BLANKING) \ } #define V4L2_DV_BT_DMT_1600X900P60_RB { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(1600, 900, 0, \ V4L2_DV_HSYNC_POS_POL | V4L2_DV_VSYNC_POS_POL, \ 108000000, 24, 80, 96, 1, 3, 96, 0, 0, 0, \ V4L2_DV_BT_STD_DMT, V4L2_DV_FL_REDUCED_BLANKING) \ } /* UXGA resolutions */ #define V4L2_DV_BT_DMT_1600X1200P60 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(1600, 1200, 0, \ V4L2_DV_HSYNC_POS_POL | V4L2_DV_VSYNC_POS_POL, \ 162000000, 64, 192, 304, 1, 3, 46, 0, 0, 0, \ V4L2_DV_BT_STD_DMT, 0) \ } #define V4L2_DV_BT_DMT_1600X1200P65 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(1600, 1200, 0, \ V4L2_DV_HSYNC_POS_POL | V4L2_DV_VSYNC_POS_POL, \ 175500000, 64, 192, 304, 1, 3, 46, 0, 0, 0, \ V4L2_DV_BT_STD_DMT, 0) \ } #define V4L2_DV_BT_DMT_1600X1200P70 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(1600, 1200, 0, \ V4L2_DV_HSYNC_POS_POL | V4L2_DV_VSYNC_POS_POL, \ 189000000, 64, 192, 304, 1, 3, 46, 0, 0, 0, \ V4L2_DV_BT_STD_DMT, 0) \ } #define V4L2_DV_BT_DMT_1600X1200P75 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(1600, 1200, 0, \ V4L2_DV_HSYNC_POS_POL | V4L2_DV_VSYNC_POS_POL, \ 202500000, 64, 192, 304, 1, 3, 46, 0, 0, 0, \ V4L2_DV_BT_STD_DMT, 0) \ } #define V4L2_DV_BT_DMT_1600X1200P85 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(1600, 1200, 0, \ V4L2_DV_HSYNC_POS_POL | V4L2_DV_VSYNC_POS_POL, \ 229500000, 64, 192, 304, 1, 3, 46, 0, 0, 0, \ V4L2_DV_BT_STD_DMT, 0) \ } #define V4L2_DV_BT_DMT_1600X1200P120_RB { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(1600, 1200, 0, V4L2_DV_HSYNC_POS_POL, \ 268250000, 48, 32, 80, 3, 4, 64, 0, 0, 0, \ V4L2_DV_BT_STD_DMT | V4L2_DV_BT_STD_CVT, \ V4L2_DV_FL_REDUCED_BLANKING) \ } /* WSXGA+ resolutions */ #define V4L2_DV_BT_DMT_1680X1050P60_RB { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(1680, 1050, 0, V4L2_DV_HSYNC_POS_POL, \ 119000000, 48, 32, 80, 3, 6, 21, 0, 0, 0, \ V4L2_DV_BT_STD_DMT | V4L2_DV_BT_STD_CVT, \ V4L2_DV_FL_REDUCED_BLANKING) \ } #define V4L2_DV_BT_DMT_1680X1050P60 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(1680, 1050, 0, V4L2_DV_VSYNC_POS_POL, \ 146250000, 104, 176, 280, 3, 6, 30, 0, 0, 0, \ V4L2_DV_BT_STD_DMT | V4L2_DV_BT_STD_CVT, 0) \ } #define V4L2_DV_BT_DMT_1680X1050P75 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(1680, 1050, 0, V4L2_DV_VSYNC_POS_POL, \ 187000000, 120, 176, 296, 3, 6, 40, 0, 0, 0, \ V4L2_DV_BT_STD_DMT | V4L2_DV_BT_STD_CVT, 0) \ } #define V4L2_DV_BT_DMT_1680X1050P85 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(1680, 1050, 0, V4L2_DV_VSYNC_POS_POL, \ 214750000, 128, 176, 304, 3, 6, 46, 0, 0, 0, \ V4L2_DV_BT_STD_DMT | V4L2_DV_BT_STD_CVT, 0) \ } #define V4L2_DV_BT_DMT_1680X1050P120_RB { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(1680, 1050, 0, V4L2_DV_HSYNC_POS_POL, \ 245500000, 48, 32, 80, 3, 6, 53, 0, 0, 0, \ V4L2_DV_BT_STD_DMT | V4L2_DV_BT_STD_CVT, \ V4L2_DV_FL_REDUCED_BLANKING) \ } #define V4L2_DV_BT_DMT_1792X1344P60 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(1792, 1344, 0, V4L2_DV_VSYNC_POS_POL, \ 204750000, 128, 200, 328, 1, 3, 46, 0, 0, 0, \ V4L2_DV_BT_STD_DMT, 0) \ } #define V4L2_DV_BT_DMT_1792X1344P75 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(1792, 1344, 0, V4L2_DV_VSYNC_POS_POL, \ 261000000, 96, 216, 352, 1, 3, 69, 0, 0, 0, \ V4L2_DV_BT_STD_DMT, 0) \ } #define V4L2_DV_BT_DMT_1792X1344P120_RB { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(1792, 1344, 0, V4L2_DV_HSYNC_POS_POL, \ 333250000, 48, 32, 80, 3, 4, 72, 0, 0, 0, \ V4L2_DV_BT_STD_DMT | V4L2_DV_BT_STD_CVT, \ V4L2_DV_FL_REDUCED_BLANKING) \ } #define V4L2_DV_BT_DMT_1856X1392P60 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(1856, 1392, 0, V4L2_DV_VSYNC_POS_POL, \ 218250000, 96, 224, 352, 1, 3, 43, 0, 0, 0, \ V4L2_DV_BT_STD_DMT, 0) \ } #define V4L2_DV_BT_DMT_1856X1392P75 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(1856, 1392, 0, V4L2_DV_VSYNC_POS_POL, \ 288000000, 128, 224, 352, 1, 3, 104, 0, 0, 0, \ V4L2_DV_BT_STD_DMT, 0) \ } #define V4L2_DV_BT_DMT_1856X1392P120_RB { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(1856, 1392, 0, V4L2_DV_HSYNC_POS_POL, \ 356500000, 48, 32, 80, 3, 4, 75, 0, 0, 0, \ V4L2_DV_BT_STD_DMT | V4L2_DV_BT_STD_CVT, \ V4L2_DV_FL_REDUCED_BLANKING) \ } #define V4L2_DV_BT_DMT_1920X1080P60 V4L2_DV_BT_CEA_1920X1080P60 /* WUXGA resolutions */ #define V4L2_DV_BT_DMT_1920X1200P60_RB { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(1920, 1200, 0, V4L2_DV_HSYNC_POS_POL, \ 154000000, 48, 32, 80, 3, 6, 26, 0, 0, 0, \ V4L2_DV_BT_STD_DMT | V4L2_DV_BT_STD_CVT, \ V4L2_DV_FL_REDUCED_BLANKING) \ } #define V4L2_DV_BT_DMT_1920X1200P60 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(1920, 1200, 0, V4L2_DV_VSYNC_POS_POL, \ 193250000, 136, 200, 336, 3, 6, 36, 0, 0, 0, \ V4L2_DV_BT_STD_DMT | V4L2_DV_BT_STD_CVT, 0) \ } #define V4L2_DV_BT_DMT_1920X1200P75 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(1920, 1200, 0, V4L2_DV_VSYNC_POS_POL, \ 245250000, 136, 208, 344, 3, 6, 46, 0, 0, 0, \ V4L2_DV_BT_STD_DMT | V4L2_DV_BT_STD_CVT, 0) \ } #define V4L2_DV_BT_DMT_1920X1200P85 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(1920, 1200, 0, V4L2_DV_VSYNC_POS_POL, \ 281250000, 144, 208, 352, 3, 6, 53, 0, 0, 0, \ V4L2_DV_BT_STD_DMT | V4L2_DV_BT_STD_CVT, 0) \ } #define V4L2_DV_BT_DMT_1920X1200P120_RB { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(1920, 1200, 0, V4L2_DV_HSYNC_POS_POL, \ 317000000, 48, 32, 80, 3, 6, 62, 0, 0, 0, \ V4L2_DV_BT_STD_DMT | V4L2_DV_BT_STD_CVT, \ V4L2_DV_FL_REDUCED_BLANKING) \ } #define V4L2_DV_BT_DMT_1920X1440P60 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(1920, 1440, 0, V4L2_DV_VSYNC_POS_POL, \ 234000000, 128, 208, 344, 1, 3, 56, 0, 0, 0, \ V4L2_DV_BT_STD_DMT, 0) \ } #define V4L2_DV_BT_DMT_1920X1440P75 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(1920, 1440, 0, V4L2_DV_VSYNC_POS_POL, \ 297000000, 144, 224, 352, 1, 3, 56, 0, 0, 0, \ V4L2_DV_BT_STD_DMT, 0) \ } #define V4L2_DV_BT_DMT_1920X1440P120_RB { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(1920, 1440, 0, V4L2_DV_HSYNC_POS_POL, \ 380500000, 48, 32, 80, 3, 4, 78, 0, 0, 0, \ V4L2_DV_BT_STD_DMT | V4L2_DV_BT_STD_CVT, \ V4L2_DV_FL_REDUCED_BLANKING) \ } #define V4L2_DV_BT_DMT_2048X1152P60_RB { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(2048, 1152, 0, \ V4L2_DV_HSYNC_POS_POL | V4L2_DV_VSYNC_POS_POL, \ 162000000, 26, 80, 96, 1, 3, 44, 0, 0, 0, \ V4L2_DV_BT_STD_DMT, V4L2_DV_FL_REDUCED_BLANKING) \ } /* WQXGA resolutions */ #define V4L2_DV_BT_DMT_2560X1600P60_RB { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(2560, 1600, 0, V4L2_DV_HSYNC_POS_POL, \ 268500000, 48, 32, 80, 3, 6, 37, 0, 0, 0, \ V4L2_DV_BT_STD_DMT | V4L2_DV_BT_STD_CVT, \ V4L2_DV_FL_REDUCED_BLANKING) \ } #define V4L2_DV_BT_DMT_2560X1600P60 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(2560, 1600, 0, V4L2_DV_VSYNC_POS_POL, \ 348500000, 192, 280, 472, 3, 6, 49, 0, 0, 0, \ V4L2_DV_BT_STD_DMT | V4L2_DV_BT_STD_CVT, 0) \ } #define V4L2_DV_BT_DMT_2560X1600P75 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(2560, 1600, 0, V4L2_DV_VSYNC_POS_POL, \ 443250000, 208, 280, 488, 3, 6, 63, 0, 0, 0, \ V4L2_DV_BT_STD_DMT | V4L2_DV_BT_STD_CVT, 0) \ } #define V4L2_DV_BT_DMT_2560X1600P85 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(2560, 1600, 0, V4L2_DV_VSYNC_POS_POL, \ 505250000, 208, 280, 488, 3, 6, 73, 0, 0, 0, \ V4L2_DV_BT_STD_DMT | V4L2_DV_BT_STD_CVT, 0) \ } #define V4L2_DV_BT_DMT_2560X1600P120_RB { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(2560, 1600, 0, V4L2_DV_HSYNC_POS_POL, \ 552750000, 48, 32, 80, 3, 6, 85, 0, 0, 0, \ V4L2_DV_BT_STD_DMT | V4L2_DV_BT_STD_CVT, \ V4L2_DV_FL_REDUCED_BLANKING) \ } /* 4K resolutions */ #define V4L2_DV_BT_DMT_4096X2160P60_RB { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(4096, 2160, 0, V4L2_DV_HSYNC_POS_POL, \ 556744000, 8, 32, 40, 48, 8, 6, 0, 0, 0, \ V4L2_DV_BT_STD_DMT | V4L2_DV_BT_STD_CVT, \ V4L2_DV_FL_REDUCED_BLANKING) \ } #define V4L2_DV_BT_DMT_4096X2160P59_94_RB { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(4096, 2160, 0, V4L2_DV_HSYNC_POS_POL, \ 556188000, 8, 32, 40, 48, 8, 6, 0, 0, 0, \ V4L2_DV_BT_STD_DMT | V4L2_DV_BT_STD_CVT, \ V4L2_DV_FL_REDUCED_BLANKING) \ } /* SDI timings definitions */ /* SMPTE-125M */ #define V4L2_DV_BT_SDI_720X487I60 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(720, 487, 1, \ V4L2_DV_HSYNC_POS_POL, \ 13500000, 16, 121, 0, 0, 19, 0, 0, 19, 0, \ V4L2_DV_BT_STD_SDI, \ V4L2_DV_FL_FIRST_FIELD_EXTRA_LINE) \ } #endif