OXIESEC PANEL

Name	Size	Modified	Perms
📁 ..	-	05/09/2024 07:14:16 AM	rwxr-xr-x
📄 ad9389b.h	1.41 KB	01/28/2018 09:20:33 PM	rw-r--r--
📄 adp1653.h	4 KB	01/28/2018 09:20:33 PM	rw-r--r--
📄 adv7183.h	1.57 KB	01/28/2018 09:20:33 PM	rw-r--r--
📄 adv7343.h	1.94 KB	01/28/2018 09:20:33 PM	rw-r--r--
📄 adv7393.h	883 bytes	01/28/2018 09:20:33 PM	rw-r--r--
📄 adv7511.h	1.17 KB	01/28/2018 09:20:33 PM	rw-r--r--
📄 adv7604.h	4.6 KB	01/28/2018 09:20:33 PM	rw-r--r--
📄 adv7842.h	6.06 KB	01/28/2018 09:20:33 PM	rw-r--r--
📄 ak881x.h	665 bytes	01/28/2018 09:20:33 PM	rw-r--r--
📄 as3645a.h	2.15 KB	01/28/2018 09:20:33 PM	rw-r--r--
📄 bt819.h	1.15 KB	01/28/2018 09:20:33 PM	rw-r--r--
📄 cs5345.h	1.18 KB	01/28/2018 09:20:33 PM	rw-r--r--
📄 cs53l32a.h	1.17 KB	01/28/2018 09:20:33 PM	rw-r--r--
📄 ir-kbd-i2c.h	1.35 KB	01/28/2018 09:20:33 PM	rw-r--r--
📄 lm3560.h	2.49 KB	01/28/2018 09:20:33 PM	rw-r--r--
📄 lm3646.h	2.52 KB	01/28/2018 09:20:33 PM	rw-r--r--
📄 m52790.h	2.72 KB	01/28/2018 09:20:33 PM	rw-r--r--
📄 m5mols.h	1.05 KB	01/28/2018 09:20:33 PM	rw-r--r--
📄 mt9m032.h	872 bytes	01/28/2018 09:20:33 PM	rw-r--r--
📄 mt9p031.h	310 bytes	01/28/2018 09:20:33 PM	rw-r--r--
📄 mt9t001.h	180 bytes	01/28/2018 09:20:33 PM	rw-r--r--
📄 mt9t112.h	690 bytes	01/28/2018 09:20:33 PM	rw-r--r--
📄 mt9v011.h	384 bytes	01/28/2018 09:20:33 PM	rw-r--r--
📄 mt9v022.h	362 bytes	01/28/2018 09:20:33 PM	rw-r--r--
📄 mt9v032.h	202 bytes	01/28/2018 09:20:33 PM	rw-r--r--
📄 noon010pc30.h	727 bytes	01/28/2018 09:20:33 PM	rw-r--r--
📄 ov2659.h	1.08 KB	01/28/2018 09:20:33 PM	rw-r--r--
📄 ov7670.h	615 bytes	01/28/2018 09:20:33 PM	rw-r--r--
📄 ov772x.h	1.4 KB	01/28/2018 09:20:33 PM	rw-r--r--
📄 ov9650.h	874 bytes	01/28/2018 09:20:33 PM	rw-r--r--
📄 rj54n1cb0c.h	425 bytes	01/28/2018 09:20:33 PM	rw-r--r--
📄 s5c73m3.h	1.54 KB	01/28/2018 09:20:33 PM	rw-r--r--
📄 s5k4ecgx.h	892 bytes	01/28/2018 09:20:33 PM	rw-r--r--
📄 s5k6aa.h	1.4 KB	01/28/2018 09:20:33 PM	rw-r--r--
📄 saa6588.h	1.28 KB	01/28/2018 09:20:33 PM	rw-r--r--
📄 saa7115.h	4.69 KB	01/28/2018 09:20:33 PM	rw-r--r--
📄 saa7127.h	1.24 KB	01/28/2018 09:20:33 PM	rw-r--r--
📄 smiapp.h	2.1 KB	01/28/2018 09:20:33 PM	rw-r--r--
📄 sr030pc30.h	628 bytes	01/28/2018 09:20:33 PM	rw-r--r--
📄 tc358743.h	3.88 KB	01/28/2018 09:20:33 PM	rw-r--r--
📄 ths7303.h	997 bytes	01/28/2018 09:20:33 PM	rw-r--r--
📄 tvaudio.h	1.39 KB	01/28/2018 09:20:33 PM	rw-r--r--
📄 tvp514x.h	2.57 KB	01/28/2018 09:20:33 PM	rw-r--r--
📄 tvp7002.h	1.88 KB	01/28/2018 09:20:33 PM	rw-r--r--
📄 tw9910.h	784 bytes	01/28/2018 09:20:33 PM	rw-r--r--
📄 uda1342.h	960 bytes	01/28/2018 09:20:33 PM	rw-r--r--
📄 upd64031a.h	1.11 KB	01/28/2018 09:20:33 PM	rw-r--r--
📄 upd64083.h	2.02 KB	01/28/2018 09:20:33 PM	rw-r--r--
📄 wm8775.h	1.36 KB	01/28/2018 09:20:33 PM	rw-r--r--

Editing: tc358743.h

/*
 * tc358743 - Toshiba HDMI to CSI-2 bridge
 *
 * Copyright 2015 Cisco Systems, Inc. and/or its affiliates. All rights
 * reserved.
 *
 * This program is free software; you may redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation; version 2 of the License.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
 * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
 * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
 * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS
 * BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN
 * ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN
 * CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
 * SOFTWARE.
 *
 */

/*
 * References (c = chapter, p = page):
 * REF_01 - Toshiba, TC358743XBG (H2C), Functional Specification, Rev 0.60
 * REF_02 - Toshiba, TC358743XBG_HDMI-CSI_Tv11p_nm.xls
 */

#ifndef _TC358743_
#define _TC358743_

enum tc358743_ddc5v_delays {
	DDC5V_DELAY_0_MS,
	DDC5V_DELAY_50_MS,
	DDC5V_DELAY_100_MS,
	DDC5V_DELAY_200_MS,
};

enum tc358743_hdmi_detection_delay {
	HDMI_MODE_DELAY_0_MS,
	HDMI_MODE_DELAY_25_MS,
	HDMI_MODE_DELAY_50_MS,
	HDMI_MODE_DELAY_100_MS,
};

struct tc358743_platform_data {
	/* System clock connected to REFCLK (pin H5) */
	u32 refclk_hz; /* 26 MHz, 27 MHz or 42 MHz */

/* DDC +5V debounce delay to avoid spurious interrupts when the cable
	 * is connected.
	 * Sets DDC5V_MODE in register DDC_CTL.
	 * Default: DDC5V_DELAY_0_MS
	 */
	enum tc358743_ddc5v_delays ddc5v_delay;

bool enable_hdcp;

/*
	 * The FIFO size is 512x32, so Toshiba recommend to set the default FIFO
	 * level to somewhere in the middle (e.g. 300), so it can cover speed
	 * mismatches in input and output ports.
	 */
	u16 fifo_level;

/* Bps pr lane is (refclk_hz / pll_prd) * pll_fbd */
	u16 pll_prd;
	u16 pll_fbd;

/* CSI
	 * Calculate CSI parameters with REF_02 for the highest resolution your
	 * CSI interface can handle. The driver will adjust the number of CSI
	 * lanes in use according to the pixel clock.
	 *
	 * The values in brackets are calculated with REF_02 when the number of
	 * bps pr lane is 823.5 MHz, and can serve as a starting point.
	 */
	u32 lineinitcnt;	/* (0x00001770) */
	u32 lptxtimecnt;	/* (0x00000005) */
	u32 tclk_headercnt;	/* (0x00001d04) */
	u32 tclk_trailcnt;	/* (0x00000000) */
	u32 ths_headercnt;	/* (0x00000505) */
	u32 twakeup;		/* (0x00004650) */
	u32 tclk_postcnt;	/* (0x00000000) */
	u32 ths_trailcnt;	/* (0x00000004) */
	u32 hstxvregcnt;	/* (0x00000005) */

/* DVI->HDMI detection delay to avoid unnecessary switching between DVI
	 * and HDMI mode.
	 * Sets HDMI_DET_V in register HDMI_DET.
	 * Default: HDMI_MODE_DELAY_0_MS
	 */
	enum tc358743_hdmi_detection_delay hdmi_detection_delay;

/* Reset PHY automatically when TMDS clock goes from DC to AC.
	 * Sets PHY_AUTO_RST2 in register PHY_CTL2.
	 * Default: false
	 */
	bool hdmi_phy_auto_reset_tmds_detected;

/* Reset PHY automatically when TMDS clock passes 21 MHz.
	 * Sets PHY_AUTO_RST3 in register PHY_CTL2.
	 * Default: false
	 */
	bool hdmi_phy_auto_reset_tmds_in_range;

/* Reset PHY automatically when TMDS clock is detected.
	 * Sets PHY_AUTO_RST4 in register PHY_CTL2.
	 * Default: false
	 */
	bool hdmi_phy_auto_reset_tmds_valid;

/* Reset HDMI PHY automatically when hsync period is out of range.
	 * Sets H_PI_RST in register HV_RST.
	 * Default: false
	 */
	bool hdmi_phy_auto_reset_hsync_out_of_range;

/* Reset HDMI PHY automatically when vsync period is out of range.
	 * Sets V_PI_RST in register HV_RST.
	 * Default: false
	 */
	bool hdmi_phy_auto_reset_vsync_out_of_range;
};

/* custom controls */
/* Audio sample rate in Hz */
#define TC358743_CID_AUDIO_SAMPLING_RATE (V4L2_CID_USER_TC358743_BASE + 0)
/* Audio present status */
#define TC358743_CID_AUDIO_PRESENT       (V4L2_CID_USER_TC358743_BASE + 1)

#endif