OXIESEC PANEL
- Current Dir:
/
/
usr
/
src
/
linux-headers-4.15.0-213
/
arch
/
ia64
/
include
/
asm
/
sn
Server IP: 139.59.38.164
Upload:
Create Dir:
Name
Size
Modified
Perms
📁
..
-
05/09/2024 07:14:16 AM
rwxr-xr-x
📄
acpi.h
423 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
addrs.h
9.69 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
arch.h
2.72 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
bte.h
7.61 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
clksupport.h
844 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
geo.h
3.51 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
intr.h
2.24 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
io.h
5.68 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
ioc3.h
7.91 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
klconfig.h
10.15 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
l1.h
2.28 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
leds.h
819 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
module.h
4.01 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
mspec.h
1.78 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
nodepda.h
2.21 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
pcibr_provider.h
5.52 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
pcibus_provider_defs.h
2.16 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
pcidev.h
3.05 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
pda.h
1.94 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
pic.h
9.06 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
rw_mmr.h
944 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
shub_mmr.h
26.25 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
shubio.h
127.34 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
simulator.h
917 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📁
sn2
-
05/09/2024 07:14:16 AM
rwxr-xr-x
📄
sn_cpuid.h
4.24 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
sn_feature_sets.h
1.61 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
sn_sal.h
33.14 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
tioca.h
20.21 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
tioca_provider.h
6 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
tioce.h
29.87 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
tioce_provider.h
1.49 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
tiocp.h
8.3 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
tiocx.h
2.24 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
types.h
957 bytes
01/28/2018 09:20:33 PM
rw-r--r--
Editing: l1.h
Close
/* * This file is subject to the terms and conditions of the GNU General Public * License. See the file "COPYING" in the main directory of this archive * for more details. * * Copyright (C) 1992-1997,2000-2004 Silicon Graphics, Inc. All Rights Reserved. */ #ifndef _ASM_IA64_SN_L1_H #define _ASM_IA64_SN_L1_H /* brick type response codes */ #define L1_BRICKTYPE_PX 0x23 /* # */ #define L1_BRICKTYPE_PE 0x25 /* % */ #define L1_BRICKTYPE_N_p0 0x26 /* & */ #define L1_BRICKTYPE_IP45 0x34 /* 4 */ #define L1_BRICKTYPE_IP41 0x35 /* 5 */ #define L1_BRICKTYPE_TWISTER 0x36 /* 6 */ /* IP53 & ROUTER */ #define L1_BRICKTYPE_IX 0x3d /* = */ #define L1_BRICKTYPE_IP34 0x61 /* a */ #define L1_BRICKTYPE_GA 0x62 /* b */ #define L1_BRICKTYPE_C 0x63 /* c */ #define L1_BRICKTYPE_OPUS_TIO 0x66 /* f */ #define L1_BRICKTYPE_I 0x69 /* i */ #define L1_BRICKTYPE_N 0x6e /* n */ #define L1_BRICKTYPE_OPUS 0x6f /* o */ #define L1_BRICKTYPE_P 0x70 /* p */ #define L1_BRICKTYPE_R 0x72 /* r */ #define L1_BRICKTYPE_CHI_CG 0x76 /* v */ #define L1_BRICKTYPE_X 0x78 /* x */ #define L1_BRICKTYPE_X2 0x79 /* y */ #define L1_BRICKTYPE_SA 0x5e /* ^ */ #define L1_BRICKTYPE_PA 0x6a /* j */ #define L1_BRICKTYPE_IA 0x6b /* k */ #define L1_BRICKTYPE_ATHENA 0x2b /* + */ #define L1_BRICKTYPE_DAYTONA 0x7a /* z */ #define L1_BRICKTYPE_1932 0x2c /* . */ #define L1_BRICKTYPE_191010 0x2e /* , */ /* board type response codes */ #define L1_BOARDTYPE_IP69 0x0100 /* CA */ #define L1_BOARDTYPE_IP63 0x0200 /* CB */ #define L1_BOARDTYPE_BASEIO 0x0300 /* IB */ #define L1_BOARDTYPE_PCIE2SLOT 0x0400 /* IC */ #define L1_BOARDTYPE_PCIX3SLOT 0x0500 /* ID */ #define L1_BOARDTYPE_PCIXPCIE4SLOT 0x0600 /* IE */ #define L1_BOARDTYPE_ABACUS 0x0700 /* AB */ #define L1_BOARDTYPE_DAYTONA 0x0800 /* AD */ #define L1_BOARDTYPE_INVAL (-1) /* invalid brick type */ #endif /* _ASM_IA64_SN_L1_H */