OXIESEC PANEL
- Current Dir:
/
/
usr
/
src
/
linux-headers-4.15.0-213
/
arch
/
arm
/
include
/
debug
Server IP: 139.59.38.164
Upload:
Create Dir:
Name
Size
Modified
Perms
📁
..
-
05/09/2024 07:14:12 AM
rwxr-xr-x
📄
8250.S
1.19 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
asm9260.S
753 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
at91.S
1.12 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
bcm63xx.S
748 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
brcmstb.S
4.75 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
clps711x.S
935 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
dc21285.S
950 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
digicolor.S
756 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
efm32.S
1.05 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
exynos.S
1.29 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
icedcc.S
1.47 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
imx-uart.h
5.44 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
imx.S
1.28 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
ks8695.S
1.08 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
meson.S
878 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
msm.S
1.38 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
netx.S
795 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
omap2plus.S
2.15 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
palmchip.S
199 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
pl01x.S
1004 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
renesas-scif.S
1.03 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
s3c24xx.S
1.19 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
s5pv210.S
1.01 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
sa1100.S
1.75 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
samsung.S
2.02 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
sirf.S
824 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
sti.S
1.73 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
tegra.S
6.74 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
uncompress.h
222 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
ux500.S
1.44 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
vexpress.S
1.33 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
vf.S
1.01 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
vt8500.S
881 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
zynq.S
1.61 KB
01/28/2018 09:20:33 PM
rw-r--r--
Editing: sti.S
Close
/* * arch/arm/include/debug/sti.S * * Debugging macro include header * Copyright (C) 2013 STMicroelectronics (R&D) Limited. * * This program is free software; you can redistribute it and/or modify * it under the terms of the GNU General Public License version 2 as * published by the Free Software Foundation. */ #define STIH41X_COMMS_BASE 0xfed00000 #define STIH41X_ASC2_BASE (STIH41X_COMMS_BASE+0x32000) #define STIH41X_SBC_LPM_BASE 0xfe400000 #define STIH41X_SBC_COMMS_BASE (STIH41X_SBC_LPM_BASE + 0x100000) #define STIH41X_SBC_ASC1_BASE (STIH41X_SBC_COMMS_BASE + 0x31000) #define VIRT_ADDRESS(x) (x - 0x1000000) #if IS_ENABLED(CONFIG_STIH41X_DEBUG_ASC2) #define DEBUG_LL_UART_BASE STIH41X_ASC2_BASE #endif #if IS_ENABLED(CONFIG_STIH41X_DEBUG_SBC_ASC1) #define DEBUG_LL_UART_BASE STIH41X_SBC_ASC1_BASE #endif #ifndef DEBUG_LL_UART_BASE #error "DEBUG UART is not Configured" #endif #define ASC_TX_BUF_OFF 0x04 #define ASC_CTRL_OFF 0x0c #define ASC_STA_OFF 0x14 #define ASC_STA_TX_FULL (1<<9) #define ASC_STA_TX_EMPTY (1<<1) .macro addruart, rp, rv, tmp ldr \rp, =DEBUG_LL_UART_BASE @ physical base ldr \rv, =VIRT_ADDRESS(DEBUG_LL_UART_BASE) @ virt base .endm .macro senduart,rd,rx strb \rd, [\rx, #ASC_TX_BUF_OFF] .endm .macro waituart,rd,rx 1001: ldr \rd, [\rx, #ASC_STA_OFF] tst \rd, #ASC_STA_TX_FULL bne 1001b .endm .macro busyuart,rd,rx 1001: ldr \rd, [\rx, #ASC_STA_OFF] tst \rd, #ASC_STA_TX_EMPTY beq 1001b .endm