OXIESEC PANEL
- Current Dir:
/
/
usr
/
src
/
linux-headers-4.15.0-197
/
include
/
uapi
/
linux
Server IP: 139.59.38.164
Upload:
Create Dir:
Name
Size
Modified
Perms
📁
..
-
11/17/2022 06:42:18 AM
rwxr-xr-x
📄
Kbuild
352 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
a.out.h
6.8 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
acct.h
3.82 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
adb.h
1.13 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
adfs_fs.h
951 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
affs_hardblocks.h
1.51 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
agpgart.h
3.91 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
aio_abi.h
3.2 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
am437x-vpfe.h
3.59 KB
01/28/2018 09:20:33 PM
rw-r--r--
📁
android
-
11/17/2022 06:42:23 AM
rwxr-xr-x
📄
apm_bios.h
3.61 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
arcfb.h
213 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
arm_sdei.h
2.7 KB
11/01/2022 04:52:05 PM
rw-r--r--
📄
aspeed-lpc-ctrl.h
1.75 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
atalk.h
1.01 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
atm.h
7.75 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
atm_eni.h
648 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
atm_he.h
406 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
atm_idt77105.h
955 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
atm_nicstar.h
1.25 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
atm_tcp.h
1.6 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
atm_zatm.h
1.5 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
atmapi.h
952 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
atmarp.h
1.27 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
atmbr2684.h
3.19 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
atmclip.h
576 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
atmdev.h
7.52 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
atmioc.h
1.61 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
atmlec.h
2.33 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
atmmpc.h
4.13 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
atmppp.h
639 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
atmsap.h
4.85 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
atmsvc.h
1.81 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
audit.h
19.11 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
aufs_type.h
12.18 KB
11/01/2022 04:52:05 PM
rw-r--r--
📄
auto_dev-ioctl.h
4.88 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
auto_fs.h
2.65 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
auto_fs4.h
4.14 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
auxvec.h
1.48 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
ax25.h
2.76 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
b1lli.h
1.68 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
batman_adv.h
9.24 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
baycom.h
883 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
bcache.h
8.11 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
bcm933xx_hcs.h
419 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
bfs_fs.h
1.85 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
binfmts.h
643 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
blkpg.h
1.64 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
blktrace_api.h
4.61 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
blkzoned.h
5.05 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
bpf.h
30.34 KB
11/01/2022 04:52:05 PM
rw-r--r--
📄
bpf_common.h
1.28 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
bpf_perf_event.h
531 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
bpqether.h
981 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
bsg.h
2.45 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
bt-bmc.h
587 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
btrfs.h
25.78 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
btrfs_tree.h
24.62 KB
11/01/2022 04:52:05 PM
rw-r--r--
📁
byteorder
-
11/17/2022 06:42:23 AM
rwxr-xr-x
📁
caif
-
11/17/2022 06:42:23 AM
rwxr-xr-x
📁
can
-
11/17/2022 06:42:23 AM
rwxr-xr-x
📄
can.h
7.71 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
capability.h
11.56 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
capi.h
3.08 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
cciss_defs.h
3.2 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
cciss_ioctl.h
2.72 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
cdrom.h
28.22 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
cec-funcs.h
53.23 KB
11/01/2022 04:52:05 PM
rw-r--r--
📄
cec.h
36.69 KB
11/01/2022 04:52:05 PM
rw-r--r--
📄
cgroupstats.h
2.17 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
chio.h
5.23 KB
01/28/2018 09:20:33 PM
rw-r--r--
📁
cifs
-
11/17/2022 06:42:23 AM
rwxr-xr-x
📄
cm4000_cs.h
1.78 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
cn_proc.h
3.27 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
coda.h
17.27 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
coda_psdev.h
375 bytes
11/01/2022 04:52:05 PM
rw-r--r--
📄
coff.h
12.18 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
connector.h
2.21 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
const.h
935 bytes
11/01/2022 04:52:05 PM
rw-r--r--
📄
coresight-stm.h
706 bytes
11/01/2022 04:52:05 PM
rw-r--r--
📄
cramfs_fs.h
3.49 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
cryptouser.h
3.31 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
cuda.h
920 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
cyclades.h
16.72 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
cycx_cfm.h
2.92 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
dcbnl.h
24.37 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
dccp.h
6.3 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
devlink.h
7.17 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
dlm.h
2.51 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
dlm_device.h
2.54 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
dlm_netlink.h
1.13 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
dlm_plock.h
909 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
dlmconstants.h
4.96 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
dm-ioctl.h
10.62 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
dm-log-userspace.h
14.83 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
dma-buf.h
1.33 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
dn.h
4.53 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
dqblk_xfs.h
8.79 KB
01/28/2018 09:20:33 PM
rw-r--r--
📁
dvb
-
11/17/2022 06:42:23 AM
rwxr-xr-x
📄
edd.h
5.49 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
efs_fs_sb.h
2.17 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
elf-em.h
2.14 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
elf-fdpic.h
1.11 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
elf.h
13 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
elfcore.h
2.99 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
errno.h
23 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
errqueue.h
1.35 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
ethtool.h
69.83 KB
11/01/2022 04:52:05 PM
rw-r--r--
📄
eventpoll.h
2.49 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
fadvise.h
842 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
falloc.h
3.51 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
fanotify.h
3.6 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
fb.h
16.1 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
fcntl.h
3.23 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
fd.h
11.45 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
fdreg.h
5.29 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
fib_rules.h
1.79 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
fiemap.h
2.71 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
filter.h
2.21 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
firewire-cdev.h
42.86 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
firewire-constants.h
3.16 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
flat.h
2.11 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
fou.h
709 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
fs.h
14.52 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
fsl_hypervisor.h
7.14 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
fsmap.h
4.28 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
fuse.h
17.11 KB
11/01/2022 04:52:05 PM
rw-r--r--
📄
futex.h
4.93 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
gameport.h
912 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
gen_stats.h
1.54 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
genetlink.h
1.89 KB
01/28/2018 09:20:33 PM
rw-r--r--
📁
genwqe
-
11/17/2022 06:42:23 AM
rwxr-xr-x
📄
gfs2_ondisk.h
12.06 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
gigaset_dev.h
1.41 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
gpio.h
5.63 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
gsmmux.h
1.02 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
gtp.h
696 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
hash_info.h
936 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📁
hdlc
-
11/17/2022 06:42:23 AM
rwxr-xr-x
📄
hdlc.h
652 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
hdlcdrv.h
2.85 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
hdreg.h
22.41 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
hid.h
1.87 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
hiddev.h
6.21 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
hidraw.h
1.49 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
hpet.h
785 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📁
hsi
-
11/17/2022 06:42:23 AM
rwxr-xr-x
📄
hsr_netlink.h
1.06 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
hw_breakpoint.h
757 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
hyperv.h
10.34 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
hysdn_if.h
1.35 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
i2c-dev.h
2.61 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
i2c.h
6.98 KB
11/01/2022 04:52:05 PM
rw-r--r--
📄
i2o-dev.h
11.37 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
i8k.h
1.49 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
icmp.h
2.92 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
icmpv6.h
3.9 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
if.h
10.64 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
if_addr.h
1.79 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
if_addrlabel.h
721 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
if_alg.h
1.5 KB
11/01/2022 04:52:05 PM
rw-r--r--
📄
if_arcnet.h
3.63 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
if_arp.h
6.44 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
if_bonding.h
4.17 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
if_bridge.h
6.57 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
if_cablemodem.h
986 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
if_eql.h
1.33 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
if_ether.h
7.77 KB
11/01/2022 04:52:05 PM
rw-r--r--
📄
if_fc.h
1.7 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
if_fddi.h
3.67 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
if_frad.h
2.96 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
if_hippi.h
4.14 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
if_infiniband.h
1.22 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
if_link.h
21.48 KB
11/01/2022 04:52:05 PM
rw-r--r--
📄
if_ltalk.h
225 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
if_macsec.h
5.5 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
if_packet.h
7.73 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
if_phonet.h
439 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
if_plip.h
660 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
if_ppp.h
29 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
if_pppol2tp.h
3.23 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
if_pppox.h
4.69 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
if_slip.h
872 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
if_team.h
2.55 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
if_tun.h
3.89 KB
11/01/2022 04:52:05 PM
rw-r--r--
📄
if_tunnel.h
3.93 KB
11/01/2022 04:52:05 PM
rw-r--r--
📄
if_vlan.h
1.77 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
if_x25.h
881 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
ife.h
351 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
igmp.h
2.96 KB
01/28/2018 09:20:33 PM
rw-r--r--
📁
iio
-
11/17/2022 06:42:23 AM
rwxr-xr-x
📄
ila.h
1.22 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
in.h
9.62 KB
11/01/2022 04:52:05 PM
rw-r--r--
📄
in6.h
7.28 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
in_route.h
936 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
inet_diag.h
4.24 KB
11/01/2022 04:52:05 PM
rw-r--r--
📄
inotify.h
2.92 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
input-event-codes.h
24.12 KB
11/01/2022 04:52:05 PM
rw-r--r--
📄
input.h
15.14 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
ioctl.h
163 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
ip.h
4.6 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
ip6_tunnel.h
1.91 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
ip_vs.h
13.31 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
ipc.h
2.07 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
ipmi.h
15.92 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
ipmi_msgdefs.h
4.43 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
ipsec.h
947 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
ipv6.h
3.89 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
ipv6_route.h
1.88 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
ipx.h
2.29 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
irda.h
7.38 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
irqnr.h
104 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📁
isdn
-
11/17/2022 06:42:23 AM
rwxr-xr-x
📄
isdn.h
5.65 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
isdn_divertif.h
1.19 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
isdn_ppp.h
1.89 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
isdnif.h
2.33 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
iso_fs.h
6.33 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
ivtv.h
2.99 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
ivtvfb.h
1.21 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
ixjuser.h
24.6 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
jffs2.h
6.85 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
joystick.h
3.57 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
kcm.h
822 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
kcmp.h
537 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
kcov.h
1.07 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
kd.h
6.2 KB
11/01/2022 04:52:05 PM
rw-r--r--
📄
kdev_t.h
441 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
kernel-page-flags.h
892 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
kernel.h
209 bytes
11/01/2022 04:52:05 PM
rw-r--r--
📄
kernelcapi.h
1.01 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
kexec.h
1.85 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
keyboard.h
12.5 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
keyctl.h
3.49 KB
11/01/2022 04:52:05 PM
rw-r--r--
📄
kfd_ioctl.h
9.37 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
kvm.h
40.22 KB
11/01/2022 04:52:05 PM
rw-r--r--
📄
kvm_para.h
897 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
l2tp.h
5.52 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
libc-compat.h
8.11 KB
11/01/2022 04:52:05 PM
rw-r--r--
📄
lightnvm.h
4.88 KB
11/01/2022 04:52:05 PM
rw-r--r--
📄
limits.h
937 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
lirc.h
4.94 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
llc.h
3.1 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
loop.h
2.48 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
lp.h
3.8 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
lwtunnel.h
1.26 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
magic.h
3.32 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
major.h
4.6 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
map_to_7segment.h
7.08 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
matroxfb.h
1.43 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
max2175.h
1.01 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
mdio.h
13.81 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
media-bus-format.h
6.26 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
media.h
12.64 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
mei.h
4.7 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
membarrier.h
4.14 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
memfd.h
1.21 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
mempolicy.h
2.12 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
meye.h
2.47 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
mic_common.h
6.35 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
mic_ioctl.h
2.26 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
mii.h
7.9 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
minix_fs.h
2.07 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
mman.h
1.23 KB
01/28/2018 09:20:33 PM
rw-r--r--
📁
mmc
-
11/17/2022 06:42:23 AM
rwxr-xr-x
📄
mmtimer.h
2.07 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
module.h
270 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
mpls.h
2.26 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
mpls_iptunnel.h
776 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
mqueue.h
2.15 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
mroute.h
5.31 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
mroute6.h
4.48 KB
11/01/2022 04:52:05 PM
rw-r--r--
📄
msdos_fs.h
6.81 KB
11/01/2022 04:52:05 PM
rw-r--r--
📄
msg.h
3.29 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
mtio.h
7.98 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
n_r3964.h
2.37 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
nbd-netlink.h
2.34 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
nbd.h
2.97 KB
11/01/2022 04:52:05 PM
rw-r--r--
📄
ncp.h
5.05 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
ncp_fs.h
3.36 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
ncp_mount.h
2.12 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
ncp_no.h
714 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
ncsi.h
3.79 KB
11/01/2022 04:52:05 PM
rw-r--r--
📄
ndctl.h
7.75 KB
11/01/2022 04:52:05 PM
rw-r--r--
📄
neighbour.h
4.24 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
net.h
2.05 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
net_dropmon.h
1.13 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
net_namespace.h
687 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
net_tstamp.h
4.33 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
netconf.h
604 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
netdevice.h
2.21 KB
01/28/2018 09:20:33 PM
rw-r--r--
📁
netfilter
-
11/17/2022 06:42:23 AM
rwxr-xr-x
📄
netfilter.h
1.84 KB
01/28/2018 09:20:33 PM
rw-r--r--
📁
netfilter_arp
-
11/17/2022 06:42:23 AM
rwxr-xr-x
📄
netfilter_arp.h
444 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📁
netfilter_bridge
-
11/17/2022 06:42:23 AM
rwxr-xr-x
📄
netfilter_bridge.h
942 bytes
11/01/2022 04:52:05 PM
rw-r--r--
📄
netfilter_decnet.h
1.96 KB
01/28/2018 09:20:33 PM
rw-r--r--
📁
netfilter_ipv4
-
11/17/2022 06:42:23 AM
rwxr-xr-x
📄
netfilter_ipv4.h
2.14 KB
01/28/2018 09:20:33 PM
rw-r--r--
📁
netfilter_ipv6
-
11/17/2022 06:42:23 AM
rwxr-xr-x
📄
netfilter_ipv6.h
2.16 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
netlink.h
7.67 KB
11/01/2022 04:52:05 PM
rw-r--r--
📄
netlink_diag.h
1.51 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
netrom.h
807 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
nfc.h
10.97 KB
11/01/2022 04:52:05 PM
rw-r--r--
📄
nfs.h
4.38 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
nfs2.h
1.43 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
nfs3.h
2.32 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
nfs4.h
6.3 KB
11/01/2022 04:52:05 PM
rw-r--r--
📄
nfs4_mount.h
1.91 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
nfs_fs.h
1.58 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
nfs_idmap.h
2.21 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
nfs_mount.h
2.38 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
nfsacl.h
683 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📁
nfsd
-
11/17/2022 06:42:23 AM
rwxr-xr-x
📄
nilfs2_api.h
7.39 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
nilfs2_ondisk.h
17.63 KB
11/01/2022 04:52:05 PM
rw-r--r--
📄
nl80211.h
228.77 KB
11/01/2022 04:52:05 PM
rw-r--r--
📄
nsfs.h
639 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
nubus.h
8.38 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
nvme_ioctl.h
1.62 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
nvram.h
547 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
omap3isp.h
20.38 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
omapfb.h
5.8 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
oom.h
526 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
openvswitch.h
35.07 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
packet_diag.h
1.63 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
param.h
141 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
parport.h
3.57 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
patchkey.h
965 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
pci.h
1.36 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
pci_regs.h
53.44 KB
11/01/2022 04:52:05 PM
rw-r--r--
📄
pcitest.h
579 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
perf_event.h
30.8 KB
11/01/2022 04:52:05 PM
rw-r--r--
📄
personality.h
2.06 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
pfkeyv2.h
10.32 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
pg.h
2.29 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
phantom.h
1.62 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
phonet.h
4.53 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
pkt_cls.h
11.72 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
pkt_sched.h
20.86 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
pktcdvd.h
2.64 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
pmu.h
5.21 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
poll.h
22 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
posix_acl.h
1.22 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
posix_acl_xattr.h
1.09 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
posix_types.h
1.07 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
ppdev.h
3.14 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
ppp-comp.h
2.48 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
ppp-ioctl.h
5.38 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
ppp_defs.h
5 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
pps.h
4.62 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
pr.h
1.06 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
prctl.h
7.73 KB
11/01/2022 04:52:05 PM
rw-r--r--
📄
psample.h
798 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
psci.h
3.97 KB
11/01/2022 04:52:05 PM
rw-r--r--
📄
ptp_clock.h
4.75 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
ptrace.h
3.27 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
qnx4_fs.h
2.27 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
qnxtypes.h
624 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
qrtr.h
878 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
quota.h
6.16 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
radeonfb.h
360 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📁
raid
-
11/17/2022 06:42:23 AM
rwxr-xr-x
📄
random.h
1.4 KB
11/01/2022 04:52:05 PM
rw-r--r--
📄
raw.h
365 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
rds.h
8.91 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
reboot.h
1.33 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
reiserfs_fs.h
775 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
reiserfs_xattr.h
533 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
resource.h
2.31 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
rfkill.h
3.61 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
rio_cm_cdev.h
3.17 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
rio_mport_cdev.h
9.11 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
romfs_fs.h
1.21 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
rose.h
2.18 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
route.h
2.34 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
rpmsg.h
1012 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
rtc.h
3.93 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
rtnetlink.h
17.61 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
rxrpc.h
4.98 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
scc.h
4.5 KB
01/28/2018 09:20:33 PM
rw-r--r--
📁
sched
-
11/17/2022 06:42:23 AM
rwxr-xr-x
📄
sched.h
2.3 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
scif_ioctl.h
6.23 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
screen_info.h
2.44 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
sctp.h
32.07 KB
11/01/2022 04:52:05 PM
rw-r--r--
📄
sdla.h
2.79 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
seccomp.h
2.25 KB
11/01/2022 04:52:05 PM
rw-r--r--
📄
securebits.h
2.66 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
sed-opal.h
3.21 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
seg6.h
1.15 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
seg6_genl.h
599 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
seg6_hmac.h
433 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
seg6_iptunnel.h
1.26 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
seg6_local.h
1.77 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
selinux_netlink.h
1.19 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
sem.h
2.99 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
serial.h
3.36 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
serial_core.h
6.11 KB
11/01/2022 04:52:05 PM
rw-r--r--
📄
serial_reg.h
15.19 KB
11/01/2022 04:52:05 PM
rw-r--r--
📄
serio.h
2.04 KB
11/01/2022 04:52:05 PM
rw-r--r--
📄
shm.h
3.62 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
signal.h
403 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
signalfd.h
1.15 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
smc.h
795 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
smc_diag.h
2.23 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
smiapp.h
1.03 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
snmp.h
12.35 KB
11/01/2022 04:52:05 PM
rw-r--r--
📄
sock_diag.h
742 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
socket.h
816 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
sockios.h
5.96 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
sonet.h
2.25 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
sonypi.h
5.2 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
sound.h
1.22 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
soundcard.h
45.09 KB
01/28/2018 09:20:33 PM
rw-r--r--
📁
spi
-
11/17/2022 06:42:23 AM
rwxr-xr-x
📄
stat.h
5.97 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
stddef.h
160 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
stm.h
1.59 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
string.h
296 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📁
sunrpc
-
11/17/2022 06:42:23 AM
rwxr-xr-x
📄
suspend_ioctls.h
1.4 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
swab.h
6.85 KB
11/01/2022 04:52:05 PM
rw-r--r--
📄
switchtec_ioctl.h
4.37 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
sync_file.h
2.83 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
synclink.h
8.79 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
sysctl.h
25.64 KB
11/01/2022 04:52:05 PM
rw-r--r--
📄
sysinfo.h
1.02 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
target_core_user.h
3.62 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
taskstats.h
6.89 KB
01/28/2018 09:20:33 PM
rw-r--r--
📁
tc_act
-
11/17/2022 06:42:23 AM
rwxr-xr-x
📁
tc_ematch
-
11/17/2022 06:42:23 AM
rwxr-xr-x
📄
tcp.h
8.11 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
tcp_metrics.h
1.51 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
tee.h
11 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
telephony.h
8.9 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
termios.h
506 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
thermal.h
939 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
time.h
1.69 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
timerfd.h
951 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
times.h
278 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
timex.h
6.29 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
tiocl.h
1.69 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
tipc.h
7.51 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
tipc_config.h
14.4 KB
11/01/2022 04:52:05 PM
rw-r--r--
📄
tipc_netlink.h
7.82 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
tls.h
2.67 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
toshiba.h
1.9 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
tty.h
1.56 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
tty_flags.h
4.42 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
types.h
1.6 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
udf_fs_i.h
697 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
udp.h
1.44 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
uhid.h
4.55 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
uinput.h
9.06 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
uio.h
781 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
uleds.h
813 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
ultrasound.h
4.46 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
un.h
384 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
unistd.h
220 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
unix_diag.h
1.22 KB
01/28/2018 09:20:33 PM
rw-r--r--
📁
usb
-
11/17/2022 06:42:23 AM
rwxr-xr-x
📄
usbdevice_fs.h
6.82 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
usbip.h
655 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
userfaultfd.h
6.64 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
userio.h
1.48 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
utime.h
215 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
utsname.h
684 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
uuid.h
1.36 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
uvcvideo.h
1.68 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
v4l2-common.h
4.08 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
v4l2-controls.h
43.93 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
v4l2-dv-timings.h
30.82 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
v4l2-mediabus.h
5.02 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
v4l2-subdev.h
5.95 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
veth.h
224 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
vfio.h
25.43 KB
11/01/2022 04:52:05 PM
rw-r--r--
📄
vfio_ccw.h
489 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
vhost.h
7.16 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
videodev2.h
84.19 KB
11/01/2022 04:52:05 PM
rw-r--r--
📄
virtio_9p.h
1.99 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
virtio_balloon.h
3.71 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
virtio_blk.h
5.22 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
virtio_config.h
3.35 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
virtio_console.h
3.08 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
virtio_crypto.h
13.55 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
virtio_gpu.h
7.84 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
virtio_ids.h
2.37 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
virtio_input.h
2.45 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
virtio_mmio.h
4.48 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
virtio_net.h
9.91 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
virtio_pci.h
6.91 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
virtio_ring.h
6.22 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
virtio_rng.h
265 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
virtio_scsi.h
5.89 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
virtio_types.h
2.12 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
virtio_vsock.h
3.03 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
vm_sockets.h
5.2 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
vm_sockets_diag.h
978 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
vsockmon.h
1.85 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
vt.h
3 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
vtpm_proxy.h
1.69 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
wait.h
678 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
wanrouter.h
468 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
watchdog.h
2.29 KB
01/28/2018 09:20:33 PM
rw-r--r--
📁
wimax
-
11/17/2022 06:42:23 AM
rwxr-xr-x
📄
wimax.h
8.17 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
wireless.h
41.81 KB
11/01/2022 04:52:05 PM
rw-r--r--
📄
wmi.h
1.8 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
x25.h
3.48 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
xattr.h
2.81 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
xfrm.h
11.62 KB
11/01/2022 04:52:05 PM
rw-r--r--
📄
xilinx-v4l2-controls.h
2.91 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
zorro.h
3.19 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
zorro_ids.h
29.26 KB
01/28/2018 09:20:33 PM
rw-r--r--
Editing: serial_reg.h
Close
/* SPDX-License-Identifier: GPL-1.0+ WITH Linux-syscall-note */ /* * include/linux/serial_reg.h * * Copyright (C) 1992, 1994 by Theodore Ts'o. * * Redistribution of this file is permitted under the terms of the GNU * Public License (GPL) * * These are the UART port assignments, expressed as offsets from the base * register. These assignments should hold for any serial port based on * a 8250, 16450, or 16550(A). */ #ifndef _LINUX_SERIAL_REG_H #define _LINUX_SERIAL_REG_H /* * DLAB=0 */ #define UART_RX 0 /* In: Receive buffer */ #define UART_TX 0 /* Out: Transmit buffer */ #define UART_IER 1 /* Out: Interrupt Enable Register */ #define UART_IER_MSI 0x08 /* Enable Modem status interrupt */ #define UART_IER_RLSI 0x04 /* Enable receiver line status interrupt */ #define UART_IER_THRI 0x02 /* Enable Transmitter holding register int. */ #define UART_IER_RDI 0x01 /* Enable receiver data interrupt */ /* * Sleep mode for ST16650 and TI16750. For the ST16650, EFR[4]=1 */ #define UART_IERX_SLEEP 0x10 /* Enable sleep mode */ #define UART_IIR 2 /* In: Interrupt ID Register */ #define UART_IIR_NO_INT 0x01 /* No interrupts pending */ #define UART_IIR_ID 0x0e /* Mask for the interrupt ID */ #define UART_IIR_MSI 0x00 /* Modem status interrupt */ #define UART_IIR_THRI 0x02 /* Transmitter holding register empty */ #define UART_IIR_RDI 0x04 /* Receiver data interrupt */ #define UART_IIR_RLSI 0x06 /* Receiver line status interrupt */ #define UART_IIR_BUSY 0x07 /* DesignWare APB Busy Detect */ #define UART_IIR_RX_TIMEOUT 0x0c /* OMAP RX Timeout interrupt */ #define UART_IIR_XOFF 0x10 /* OMAP XOFF/Special Character */ #define UART_IIR_CTS_RTS_DSR 0x20 /* OMAP CTS/RTS/DSR Change */ #define UART_FCR 2 /* Out: FIFO Control Register */ #define UART_FCR_ENABLE_FIFO 0x01 /* Enable the FIFO */ #define UART_FCR_CLEAR_RCVR 0x02 /* Clear the RCVR FIFO */ #define UART_FCR_CLEAR_XMIT 0x04 /* Clear the XMIT FIFO */ #define UART_FCR_DMA_SELECT 0x08 /* For DMA applications */ /* * Note: The FIFO trigger levels are chip specific: * RX:76 = 00 01 10 11 TX:54 = 00 01 10 11 * PC16550D: 1 4 8 14 xx xx xx xx * TI16C550A: 1 4 8 14 xx xx xx xx * TI16C550C: 1 4 8 14 xx xx xx xx * ST16C550: 1 4 8 14 xx xx xx xx * ST16C650: 8 16 24 28 16 8 24 30 PORT_16650V2 * NS16C552: 1 4 8 14 xx xx xx xx * ST16C654: 8 16 56 60 8 16 32 56 PORT_16654 * TI16C750: 1 16 32 56 xx xx xx xx PORT_16750 * TI16C752: 8 16 56 60 8 16 32 56 * OX16C950: 16 32 112 120 16 32 64 112 PORT_16C950 * Tegra: 1 4 8 14 16 8 4 1 PORT_TEGRA */ #define UART_FCR_R_TRIG_00 0x00 #define UART_FCR_R_TRIG_01 0x40 #define UART_FCR_R_TRIG_10 0x80 #define UART_FCR_R_TRIG_11 0xc0 #define UART_FCR_T_TRIG_00 0x00 #define UART_FCR_T_TRIG_01 0x10 #define UART_FCR_T_TRIG_10 0x20 #define UART_FCR_T_TRIG_11 0x30 #define UART_FCR_TRIGGER_MASK 0xC0 /* Mask for the FIFO trigger range */ #define UART_FCR_TRIGGER_1 0x00 /* Mask for trigger set at 1 */ #define UART_FCR_TRIGGER_4 0x40 /* Mask for trigger set at 4 */ #define UART_FCR_TRIGGER_8 0x80 /* Mask for trigger set at 8 */ #define UART_FCR_TRIGGER_14 0xC0 /* Mask for trigger set at 14 */ /* 16650 definitions */ #define UART_FCR6_R_TRIGGER_8 0x00 /* Mask for receive trigger set at 1 */ #define UART_FCR6_R_TRIGGER_16 0x40 /* Mask for receive trigger set at 4 */ #define UART_FCR6_R_TRIGGER_24 0x80 /* Mask for receive trigger set at 8 */ #define UART_FCR6_R_TRIGGER_28 0xC0 /* Mask for receive trigger set at 14 */ #define UART_FCR6_T_TRIGGER_16 0x00 /* Mask for transmit trigger set at 16 */ #define UART_FCR6_T_TRIGGER_8 0x10 /* Mask for transmit trigger set at 8 */ #define UART_FCR6_T_TRIGGER_24 0x20 /* Mask for transmit trigger set at 24 */ #define UART_FCR6_T_TRIGGER_30 0x30 /* Mask for transmit trigger set at 30 */ #define UART_FCR7_64BYTE 0x20 /* Go into 64 byte mode (TI16C750 and some Freescale UARTs) */ #define UART_FCR_R_TRIG_SHIFT 6 #define UART_FCR_R_TRIG_BITS(x) \ (((x) & UART_FCR_TRIGGER_MASK) >> UART_FCR_R_TRIG_SHIFT) #define UART_FCR_R_TRIG_MAX_STATE 4 #define UART_LCR 3 /* Out: Line Control Register */ /* * Note: if the word length is 5 bits (UART_LCR_WLEN5), then setting * UART_LCR_STOP will select 1.5 stop bits, not 2 stop bits. */ #define UART_LCR_DLAB 0x80 /* Divisor latch access bit */ #define UART_LCR_SBC 0x40 /* Set break control */ #define UART_LCR_SPAR 0x20 /* Stick parity (?) */ #define UART_LCR_EPAR 0x10 /* Even parity select */ #define UART_LCR_PARITY 0x08 /* Parity Enable */ #define UART_LCR_STOP 0x04 /* Stop bits: 0=1 bit, 1=2 bits */ #define UART_LCR_WLEN5 0x00 /* Wordlength: 5 bits */ #define UART_LCR_WLEN6 0x01 /* Wordlength: 6 bits */ #define UART_LCR_WLEN7 0x02 /* Wordlength: 7 bits */ #define UART_LCR_WLEN8 0x03 /* Wordlength: 8 bits */ /* * Access to some registers depends on register access / configuration * mode. */ #define UART_LCR_CONF_MODE_A UART_LCR_DLAB /* Configutation mode A */ #define UART_LCR_CONF_MODE_B 0xBF /* Configutation mode B */ #define UART_MCR 4 /* Out: Modem Control Register */ #define UART_MCR_CLKSEL 0x80 /* Divide clock by 4 (TI16C752, EFR[4]=1) */ #define UART_MCR_TCRTLR 0x40 /* Access TCR/TLR (TI16C752, EFR[4]=1) */ #define UART_MCR_XONANY 0x20 /* Enable Xon Any (TI16C752, EFR[4]=1) */ #define UART_MCR_AFE 0x20 /* Enable auto-RTS/CTS (TI16C550C/TI16C750) */ #define UART_MCR_LOOP 0x10 /* Enable loopback test mode */ #define UART_MCR_OUT2 0x08 /* Out2 complement */ #define UART_MCR_OUT1 0x04 /* Out1 complement */ #define UART_MCR_RTS 0x02 /* RTS complement */ #define UART_MCR_DTR 0x01 /* DTR complement */ #define UART_LSR 5 /* In: Line Status Register */ #define UART_LSR_FIFOE 0x80 /* Fifo error */ #define UART_LSR_TEMT 0x40 /* Transmitter empty */ #define UART_LSR_THRE 0x20 /* Transmit-hold-register empty */ #define UART_LSR_BI 0x10 /* Break interrupt indicator */ #define UART_LSR_FE 0x08 /* Frame error indicator */ #define UART_LSR_PE 0x04 /* Parity error indicator */ #define UART_LSR_OE 0x02 /* Overrun error indicator */ #define UART_LSR_DR 0x01 /* Receiver data ready */ #define UART_LSR_BRK_ERROR_BITS 0x1E /* BI, FE, PE, OE bits */ #define UART_MSR 6 /* In: Modem Status Register */ #define UART_MSR_DCD 0x80 /* Data Carrier Detect */ #define UART_MSR_RI 0x40 /* Ring Indicator */ #define UART_MSR_DSR 0x20 /* Data Set Ready */ #define UART_MSR_CTS 0x10 /* Clear to Send */ #define UART_MSR_DDCD 0x08 /* Delta DCD */ #define UART_MSR_TERI 0x04 /* Trailing edge ring indicator */ #define UART_MSR_DDSR 0x02 /* Delta DSR */ #define UART_MSR_DCTS 0x01 /* Delta CTS */ #define UART_MSR_ANY_DELTA 0x0F /* Any of the delta bits! */ #define UART_SCR 7 /* I/O: Scratch Register */ /* * DLAB=1 */ #define UART_DLL 0 /* Out: Divisor Latch Low */ #define UART_DLM 1 /* Out: Divisor Latch High */ #define UART_DIV_MAX 0xFFFF /* Max divisor value */ /* * LCR=0xBF (or DLAB=1 for 16C660) */ #define UART_EFR 2 /* I/O: Extended Features Register */ #define UART_XR_EFR 9 /* I/O: Extended Features Register (XR17D15x) */ #define UART_EFR_CTS 0x80 /* CTS flow control */ #define UART_EFR_RTS 0x40 /* RTS flow control */ #define UART_EFR_SCD 0x20 /* Special character detect */ #define UART_EFR_ECB 0x10 /* Enhanced control bit */ /* * the low four bits control software flow control */ /* * LCR=0xBF, TI16C752, ST16650, ST16650A, ST16654 */ #define UART_XON1 4 /* I/O: Xon character 1 */ #define UART_XON2 5 /* I/O: Xon character 2 */ #define UART_XOFF1 6 /* I/O: Xoff character 1 */ #define UART_XOFF2 7 /* I/O: Xoff character 2 */ /* * EFR[4]=1 MCR[6]=1, TI16C752 */ #define UART_TI752_TCR 6 /* I/O: transmission control register */ #define UART_TI752_TLR 7 /* I/O: trigger level register */ /* * LCR=0xBF, XR16C85x */ #define UART_TRG 0 /* FCTR bit 7 selects Rx or Tx * In: Fifo count * Out: Fifo custom trigger levels */ /* * These are the definitions for the Programmable Trigger Register */ #define UART_TRG_1 0x01 #define UART_TRG_4 0x04 #define UART_TRG_8 0x08 #define UART_TRG_16 0x10 #define UART_TRG_32 0x20 #define UART_TRG_64 0x40 #define UART_TRG_96 0x60 #define UART_TRG_120 0x78 #define UART_TRG_128 0x80 #define UART_FCTR 1 /* Feature Control Register */ #define UART_FCTR_RTS_NODELAY 0x00 /* RTS flow control delay */ #define UART_FCTR_RTS_4DELAY 0x01 #define UART_FCTR_RTS_6DELAY 0x02 #define UART_FCTR_RTS_8DELAY 0x03 #define UART_FCTR_IRDA 0x04 /* IrDa data encode select */ #define UART_FCTR_TX_INT 0x08 /* Tx interrupt type select */ #define UART_FCTR_TRGA 0x00 /* Tx/Rx 550 trigger table select */ #define UART_FCTR_TRGB 0x10 /* Tx/Rx 650 trigger table select */ #define UART_FCTR_TRGC 0x20 /* Tx/Rx 654 trigger table select */ #define UART_FCTR_TRGD 0x30 /* Tx/Rx 850 programmable trigger select */ #define UART_FCTR_SCR_SWAP 0x40 /* Scratch pad register swap */ #define UART_FCTR_RX 0x00 /* Programmable trigger mode select */ #define UART_FCTR_TX 0x80 /* Programmable trigger mode select */ /* * LCR=0xBF, FCTR[6]=1 */ #define UART_EMSR 7 /* Extended Mode Select Register */ #define UART_EMSR_FIFO_COUNT 0x01 /* Rx/Tx select */ #define UART_EMSR_ALT_COUNT 0x02 /* Alternating count select */ /* * The Intel XScale on-chip UARTs define these bits */ #define UART_IER_DMAE 0x80 /* DMA Requests Enable */ #define UART_IER_UUE 0x40 /* UART Unit Enable */ #define UART_IER_NRZE 0x20 /* NRZ coding Enable */ #define UART_IER_RTOIE 0x10 /* Receiver Time Out Interrupt Enable */ #define UART_IIR_TOD 0x08 /* Character Timeout Indication Detected */ #define UART_FCR_PXAR1 0x00 /* receive FIFO threshold = 1 */ #define UART_FCR_PXAR8 0x40 /* receive FIFO threshold = 8 */ #define UART_FCR_PXAR16 0x80 /* receive FIFO threshold = 16 */ #define UART_FCR_PXAR32 0xc0 /* receive FIFO threshold = 32 */ /* * These register definitions are for the 16C950 */ #define UART_ASR 0x01 /* Additional Status Register */ #define UART_RFL 0x03 /* Receiver FIFO level */ #define UART_TFL 0x04 /* Transmitter FIFO level */ #define UART_ICR 0x05 /* Index Control Register */ /* The 16950 ICR registers */ #define UART_ACR 0x00 /* Additional Control Register */ #define UART_CPR 0x01 /* Clock Prescalar Register */ #define UART_TCR 0x02 /* Times Clock Register */ #define UART_CKS 0x03 /* Clock Select Register */ #define UART_TTL 0x04 /* Transmitter Interrupt Trigger Level */ #define UART_RTL 0x05 /* Receiver Interrupt Trigger Level */ #define UART_FCL 0x06 /* Flow Control Level Lower */ #define UART_FCH 0x07 /* Flow Control Level Higher */ #define UART_ID1 0x08 /* ID #1 */ #define UART_ID2 0x09 /* ID #2 */ #define UART_ID3 0x0A /* ID #3 */ #define UART_REV 0x0B /* Revision */ #define UART_CSR 0x0C /* Channel Software Reset */ #define UART_NMR 0x0D /* Nine-bit Mode Register */ #define UART_CTR 0xFF /* * The 16C950 Additional Control Register */ #define UART_ACR_RXDIS 0x01 /* Receiver disable */ #define UART_ACR_TXDIS 0x02 /* Transmitter disable */ #define UART_ACR_DSRFC 0x04 /* DSR Flow Control */ #define UART_ACR_TLENB 0x20 /* 950 trigger levels enable */ #define UART_ACR_ICRRD 0x40 /* ICR Read enable */ #define UART_ACR_ASREN 0x80 /* Additional status enable */ /* * These definitions are for the RSA-DV II/S card, from * * Kiyokazu SUTO <suto@ks-and-ks.ne.jp> */ #define UART_RSA_BASE (-8) #define UART_RSA_MSR ((UART_RSA_BASE) + 0) /* I/O: Mode Select Register */ #define UART_RSA_MSR_SWAP (1 << 0) /* Swap low/high 8 bytes in I/O port addr */ #define UART_RSA_MSR_FIFO (1 << 2) /* Enable the external FIFO */ #define UART_RSA_MSR_FLOW (1 << 3) /* Enable the auto RTS/CTS flow control */ #define UART_RSA_MSR_ITYP (1 << 4) /* Level (1) / Edge triger (0) */ #define UART_RSA_IER ((UART_RSA_BASE) + 1) /* I/O: Interrupt Enable Register */ #define UART_RSA_IER_Rx_FIFO_H (1 << 0) /* Enable Rx FIFO half full int. */ #define UART_RSA_IER_Tx_FIFO_H (1 << 1) /* Enable Tx FIFO half full int. */ #define UART_RSA_IER_Tx_FIFO_E (1 << 2) /* Enable Tx FIFO empty int. */ #define UART_RSA_IER_Rx_TOUT (1 << 3) /* Enable char receive timeout int */ #define UART_RSA_IER_TIMER (1 << 4) /* Enable timer interrupt */ #define UART_RSA_SRR ((UART_RSA_BASE) + 2) /* IN: Status Read Register */ #define UART_RSA_SRR_Tx_FIFO_NEMP (1 << 0) /* Tx FIFO is not empty (1) */ #define UART_RSA_SRR_Tx_FIFO_NHFL (1 << 1) /* Tx FIFO is not half full (1) */ #define UART_RSA_SRR_Tx_FIFO_NFUL (1 << 2) /* Tx FIFO is not full (1) */ #define UART_RSA_SRR_Rx_FIFO_NEMP (1 << 3) /* Rx FIFO is not empty (1) */ #define UART_RSA_SRR_Rx_FIFO_NHFL (1 << 4) /* Rx FIFO is not half full (1) */ #define UART_RSA_SRR_Rx_FIFO_NFUL (1 << 5) /* Rx FIFO is not full (1) */ #define UART_RSA_SRR_Rx_TOUT (1 << 6) /* Character reception timeout occurred (1) */ #define UART_RSA_SRR_TIMER (1 << 7) /* Timer interrupt occurred */ #define UART_RSA_FRR ((UART_RSA_BASE) + 2) /* OUT: FIFO Reset Register */ #define UART_RSA_TIVSR ((UART_RSA_BASE) + 3) /* I/O: Timer Interval Value Set Register */ #define UART_RSA_TCR ((UART_RSA_BASE) + 4) /* OUT: Timer Control Register */ #define UART_RSA_TCR_SWITCH (1 << 0) /* Timer on */ /* * The RSA DSV/II board has two fixed clock frequencies. One is the * standard rate, and the other is 8 times faster. */ #define SERIAL_RSA_BAUD_BASE (921600) #define SERIAL_RSA_BAUD_BASE_LO (SERIAL_RSA_BAUD_BASE / 8) /* Extra registers for TI DA8xx/66AK2x */ #define UART_DA830_PWREMU_MGMT 12 /* PWREMU_MGMT register bits */ #define UART_DA830_PWREMU_MGMT_FREE (1 << 0) /* Free-running mode */ #define UART_DA830_PWREMU_MGMT_URRST (1 << 13) /* Receiver reset/enable */ #define UART_DA830_PWREMU_MGMT_UTRST (1 << 14) /* Transmitter reset/enable */ /* * Extra serial register definitions for the internal UARTs * in TI OMAP processors. */ #define OMAP1_UART1_BASE 0xfffb0000 #define OMAP1_UART2_BASE 0xfffb0800 #define OMAP1_UART3_BASE 0xfffb9800 #define UART_OMAP_MDR1 0x08 /* Mode definition register */ #define UART_OMAP_MDR2 0x09 /* Mode definition register 2 */ #define UART_OMAP_SCR 0x10 /* Supplementary control register */ #define UART_OMAP_SSR 0x11 /* Supplementary status register */ #define UART_OMAP_EBLR 0x12 /* BOF length register */ #define UART_OMAP_OSC_12M_SEL 0x13 /* OMAP1510 12MHz osc select */ #define UART_OMAP_MVER 0x14 /* Module version register */ #define UART_OMAP_SYSC 0x15 /* System configuration register */ #define UART_OMAP_SYSS 0x16 /* System status register */ #define UART_OMAP_WER 0x17 /* Wake-up enable register */ #define UART_OMAP_TX_LVL 0x1a /* TX FIFO level register */ /* * These are the definitions for the MDR1 register */ #define UART_OMAP_MDR1_16X_MODE 0x00 /* UART 16x mode */ #define UART_OMAP_MDR1_SIR_MODE 0x01 /* SIR mode */ #define UART_OMAP_MDR1_16X_ABAUD_MODE 0x02 /* UART 16x auto-baud */ #define UART_OMAP_MDR1_13X_MODE 0x03 /* UART 13x mode */ #define UART_OMAP_MDR1_MIR_MODE 0x04 /* MIR mode */ #define UART_OMAP_MDR1_FIR_MODE 0x05 /* FIR mode */ #define UART_OMAP_MDR1_CIR_MODE 0x06 /* CIR mode */ #define UART_OMAP_MDR1_DISABLE 0x07 /* Disable (default state) */ /* * These are definitions for the Altera ALTR_16550_F32/F64/F128 * Normalized from 0x100 to 0x40 because of shift by 2 (32 bit regs). */ #define UART_ALTR_AFR 0x40 /* Additional Features Register */ #define UART_ALTR_EN_TXFIFO_LW 0x01 /* Enable the TX FIFO Low Watermark */ #define UART_ALTR_TX_LOW 0x41 /* Tx FIFO Low Watermark */ #endif /* _LINUX_SERIAL_REG_H */