OXIESEC PANEL
- Current Dir:
/
/
usr
/
src
/
linux-headers-4.15.0-197
/
include
/
linux
/
mfd
/
syscon
Server IP: 139.59.38.164
Upload:
Create Dir:
Name
Size
Modified
Perms
📁
..
-
11/17/2022 06:42:23 AM
rwxr-xr-x
📄
atmel-matrix.h
4.03 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
atmel-mc.h
4.78 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
atmel-smc.h
4.65 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
atmel-st.h
1.78 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
clps711x.h
2.78 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
exynos4-pmu.h
695 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
exynos5-pmu.h
594 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
imx6q-iomuxc-gpr.h
20.94 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
imx7-iomuxc-gpr.h
1.47 KB
01/28/2018 09:20:33 PM
rw-r--r--
Editing: exynos5-pmu.h
Close
/* * Exynos5 SoC series Power Management Unit (PMU) register offsets * and bit definitions. * * Copyright (C) 2014 Samsung Electronics Co., Ltd. * * This program is free software; you can redistribute it and/or modify * it under the terms of the GNU General Public License version 2 as * published by the Free Software Foundation. */ #ifndef _LINUX_MFD_SYSCON_PMU_EXYNOS5_H_ #define _LINUX_MFD_SYSCON_PMU_EXYNOS5_H_ #define EXYNOS5_PHY_ENABLE BIT(0) #define EXYNOS5_MIPI_PHY_S_RESETN BIT(1) #define EXYNOS5_MIPI_PHY_M_RESETN BIT(2) #endif /* _LINUX_MFD_SYSCON_PMU_EXYNOS5_H_ */